

#### Introduction to Field Programmable Gate Arrays

Hannes Sakulin CERN / EP-CMD

ESIPAP school, Archamps, France, 7th March, 2017



# What is a **F**ield **P**rogrammable **G**ate **A**rray ? ... a quick answer for the impatient

- An FPGA is an integrated circuit
  - Mostly digital electronics
- An FPGA is programmable in the in the field (=outside the factory), hence the name "field programmable"
  - Design is specified by schematics or with a hardware description language
  - Tools compute a programming file for the FPGA
  - The FPGA is configured with the design (gateware / firmware)
  - Your electronic circuit is ready to use

With an FPGA you can build electronic circuits ... ... without using a bread board or soldering iron ... without plugging together NIM modules ... without having a chip produced at a factory




# Outline

- Quick look at digital electronics
- Short history of programmable logic devices
- FPGAs and their features
- Programming techniques
- Design flow
- Example Applications in the Trigger and DAQ domain


# Acknowledgement

 Parts of this lecture are based on material by Clive Maxfield, author of several books on FPGAs. Many thanks for his kind permission to use his material!

#### **Digital electronics**



#### Combinatorial logic (asynchronous)



Outputs are determined by Inputs, only


Example: Full adder with carry-in, carry-out

Α	В	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
1	0	0	1	0
0	1	0	1	0
1	1	0	0	1
0	0	1	1	0
1	0	1	0	1
0	1	1	0	1
1	1	1	1	1

Combinatorial logic may be implemented using Look-Up Tables (LUTs)


LUT = small memory

#### (Synchronous) sequential logic



Outputs are determined by Inputs and their History (Sequence) The logic has an internal state

2-bit binary counter




#### D Flip-flop:

samples the data at the rising (or falling) edge of the clock

The output will be equal to the last sampled input until the next rising (or falling) clock edge

# Synchronous sequential logic




Using Look-Up-Tables and Flip-Flops any kind of digital electronics may be implemented


Of course there are some details to be learnt about electronics design ...

Programmable digital electronics

# Long long time ago ...




#### Simple Programmable Logic Devices (sPLDs) a) Programmable Read Only Memory (PROMs)



**Unprogrammed PROM (Fixed AND Array, Programmable OR Array)** 

#### Simple Programmable Logic Devices (sPLDs) b) Programmable Logic Arrays (PLAs)





**Unprogrammed PLA (Programmable AND and OR Arrays)** 

Most flexible but slower

1975


#### Simple Programmable Logic Devices (sPLDs) c) Programmable Array Logic (PAL)






**Unprogrammed PAL (Programmable AND Array, Fixed OR Array)** 

# Complex PLDs (CPLDs)







FPGAs ...




## FPGAs



# LUT-based Fabrics




# Typical LUT-based Logic Cell



Xilinx: logic cell, Altera: logic element


- LUT may implement any function of the inputs
- Flip-Flop registers the LUT output
- May use only the LUT or only the Flip-flop
  - LUT may alternatively be configured a shift register
- Additional elements (not shown): fast carry logic

## **Clock Trees**




Clock trees guarantee that the clock arrives at the same time at all flip-flops

# **Clock Managers**




#### Embedded RAM blocks




Today: Up to ~100 Mbit of RAM

#### Embedded Multipliers & DSPs




# Digital Signal Processor (DSP)




DSP block (Xilinx 7-series) Up to several 1000 per chip

## Soft and Hard Processor Cores

- Soft core
  - Design implemented with the programmable resources (logic cells) in the chip
- Hard core
  - Processor core that is available in addition to the programmable resources
  - E.g.: Power PC, ARM




#### General-Purpose Input/Output (GPIO)




Today: Up to 1200 user I/O pins Input and / or output Voltages from (1.0), 1.2 .. 3.3 V Many IO standards Single-ended: LVTTL, LVCMOS, ... Differential pairs: LVDS, ...

#### High-Speed Serial Interconnect

- Using differential pairs
- Standard I/O pins limited to about 1 Gbit/s
- Latest serial transceivers: typically 10 Gb/s, 13.1 Gb/s,
  - up to 32.75 Gb/s
  - up to 56 Gb/s with Pulse Amplitude Modulation (PAM)
- FPGAs with multi-Tbit/s IO bandwidth




## Components in a modern FPGA



### **Programming techniques**


# Fusible Links (not used in FPGAs) Unprogrammed link 11/ Programmed link 2/11

# Antifuse Technology




Unprogrammed link

Programmed link




(a) Before programming

(b) After programming




### **EEPROM and FLASH Technology**

Electrically Erasable Programmable Read Only Memory




EEPROM: erasable word by word FLASH: erasable by block or by device


## **SRAM-Based Devices**



Multi-transistor SRAM cell

# Programming a 3-bit wide LUT







# Summary of Technologies

Technology	Symbol	Predominantly associated with	
Fusible-link	_~~_	SPLDs	
Antifuse		FPGAs	Rad-tolerant secure
EPROM	ΗĽ	SPLDs and CPLDs	
E <sup>2</sup> PROM/ FLASH	-1× <b>L</b>	SPLDs, CPLDs, and FPGAs	Rad-tolerant (e.g. Alice)
SRAM		FPGAs (some CPLDs)	Used in most FPGAs

#### Design Considerations (SRAM Config.)




### Configuration at power-up




### Programming via JTAG

#### Joint Test Action Group



### Remote programming



# Major Manufacturers


- Xilinx
  - First company to produce FPGAs in 1985
  - About 45-50% market share, today
  - SRAM based CMOS devices
- Intel FPGA (formerly Altera)
  - About 40-45% market share
  - SRAM based CMOS devices
- Microsemi (Actel)
  - Anti-fuse FPGAs
  - Flash based FPGAs
  - Mixed Signal
  - Lattice Semiconductor
  - SRAM based with integrated Flash PROM
  - low power




**E** XILINX.







### Ever-decreasing feature size



- Higher capacity
- Higher speed
- Lower power consumption

130 nm Xilinx Virtex-2

28 nm Xilinx Virtex-7 / Altera Stratix V 16 nm Xilinx UltraScale 14 nm Altera Stratix 10


> 5.5 million logic cells 4 million logic cells

## Trends

- Speed of logic increasing
- Look-up-tables with more inputs (5 or 6)
- Speed of serial links increasing (multiple Gb/s)
- More and more hard macro cores on the FPGA
  - PCI Express
    - Gen2: 5 Gb/s per lane
    - Gen3: 8 Gb/s per lane up to 8 lanes / FPGA
    - Gen4: 16 Gb/s per lane
  - 10 Gb/s, 40 Gb/s, 100 Gb/s Ethernet
- Sophisticated soft macros
  - CPUs
  - Gb/s MACs
  - Memory interfaces (DDR2/3/4)

Processor-centric architectures – see next slides


### System-On-a-Chip (SoC) FPGAs



CPU(s) + Peripherals + FPGA in one package

#### FPGAs in Server Processors and the Cloud

- New in 2016: Intel Xeon Server Processor with FPGA in socket
  - Intel acquired Altera in 2015



- FPGAs in the cloud
  - Amazon Elastic Cloud F1 instances
    - 8 CPUs / 1 Xlinix UltraScale FPGA
    - 64 CPUs / 8 Xlinix UltraScale FPGA

# FPGA – ASIC comparison


#### FPGA

- Rapid development cycle (minutes / hours)
- May be reprogrammed in the field (gateware upgrade)
  - New features
  - Bug fixes
- Low development cost
  - You can get started with a development board (< \$100) and free software



#### ASIC


- Higher performance
- Analog designs possible
- Better radiation hardness
- Long development cycle (weeks / months)
- Design cannot be changed once it is produced
- Extremely high development cost
  - ASICs are produced at a semiconductor fabrication facility ("fab") according to your design
- Lower cost per device compared to FPGA, when large quantities are needed



### **FPGA development**

# Design entry

#### Schematics



- Graphical overview
- Can draw entire design
- Use pre-defined blocks


Hardware description language VHDL, Verilog

entity <u>DelayLine</u> is													
<pre>generic (     n_halfcycles : integer := 2);</pre>													
<pre>port (     x : in std_logic_vector;     x_delayed : out std_logic_vector;     clk : in std_logic);</pre>													
end entity DelayLine;													

- Can generate blocks using loops
- Can synthesize algorithms
- Independent of design tool
- May use tools used in SW development (SVN, git ...)

Mostly a personal choice depending on previous experience

### Schematics



### Hardware Description Language

- Looks similar to a programming language
  - BUT be aware of the difference
    - Programming Language => translated into machine instructions that are executed by a CPU
    - HDL => translated into gateware (logic gates & flip-flops)
- Common HDLs
  - VHDL
  - Verilog
  - AHDL (Altera specific)

#### Newer trends

- C-like languages (handle-C, System C)
- Labview

```
Example: VHDL
architecture behavioral of VMEReg is
 signal vme_en_i : std_logic;
 signal 0 : std_logic_vector(15 downto 0);


    Looks like a

begin -- behavioral
                                                                             programming
 vme_addr_decode : process (vme_addr, vme_en) is
   variable my_addr_vec : std_logic_vector(vme_addr'high downto 0);
                                                                             language
   variable selected : boolean:
 begin -- process vme_addr_decode
   my_addr_vec := std_logic_vector( TO_UNSIGNED ( my_vme_base_address, vme_addr'high+1 ) );
   selected := my_addr_vec(vme_addr'high downto 1) = vme_addr(vme_addr'high downto 1);
   vme_en_i <= '0' :
   if selected then
    vme_en_i <= vme_en;</pre>


    All statements

   end if:
 end process vme_addr_decode;
                                                                             executed in
 reg: process (vme_clk, reset) is
                                                                             parallel, except
 begin -- process reg
   if reset = '1' then
                                 -- asynchronous reset
                                                                             inside
       0 <= init_val;</pre>
       vme_en_out <= '0';</pre>
   elsif vme_clk'event and vme_clk = '1' then -- rising clock edge
                                                                             processes
     vme_en_out <= vme_en_i;</pre>
     if vme_en_i = '1' and vme_wr = '1' then
      0 <= vme_data;
     end if:
   end if:
 end process reg;
 data \leq 0:
 vme_data_out <= Q;
end behavioral;
```


## Schematics & HDL combined




# Design flow




### Floorplan (Xlinx Virtex 2)



### Manual Floor planning



For large designs, manual floor planning may be necessary




Routing congestion Xilinx Virtex 7 (Vivado)


### Simulation

🄏 Q	uartus II	- D:/altera_s	tratix	_gx_kit/fpga/PCle_optic	al_ver8/top - top	- [ <i>III</i> CMS_	_GIII_dev/Fed_cn	s_luminosity/ver	_used/dma_M6	64_dt0.vwf]						×
记 File Edit View Project Assignments Processing Tools Window Help														- 6	J ×	
	D 🗳	808	*	là 🛍 🗠 🗠 🚺 top		🔄 💥 🖉	' 🆑 🧇 🛞 🗰		0 🖒 🖉	۲						
1	top.bdf			🕹	ow Summary 🛛 🕴 decoder_pck.tdf				🛛 🔀/mmu_ctrl/mmu.bdf			/CMS_GIII_dev/Fed/dma_M64_dt0.vwf				
	Master Tin	ne Bar:		1.5274 us	Pointer:		358.4 ns	Interval:		-1.17 us	Start:		End:			
R		Name	Γ	0 ps 160,0 ns	320,0 ns	480.0 ns	640,0 ns	800,0 ns	960 <sub>,</sub> 0 ns	1.12 us	1.28 us		us 1.76 us	1.92 us	2.08 us	^
Α												-25.6 ns'4 us 🚚 📮	+182.8 ns			
æ		RESET CLOCK											ומתחתחת המתחחת היו			Ē
<b>E</b>	<b>@</b> 2	REQ64										100000000000000000			000000000000000000000000000000000000000	<u>#</u>
		64~resul ACK64	t							· · · · · ·		****	********		******	-
<b>44</b> 신동		64~resul	t													+ -
VU N		REQ GNT														÷
***	<b>₽</b> 8	IDSEL														
- <u>0</u> -	<li>● 9</li> <li>● 10</li>	st Master inst Slave		(Idle )\$1_datXIdle )(1_da)(dle	ldle_m X1_daX Idle	V an	(Idle)(){{_day	XXXX	M_data Idle	Х	Idle_m XX_daXIdle XX_daX	XXX M_data	(dle_m)()()	M_data	X Idle_m	ŧ
1	10	E AD	е Н 0(							)0000000000000000000000000000000000000	000000 ZZ #000000 Z				<u>,00000000777777</u>	z
	€ 76 141 €	I AD~result I CBE	H 0(	22/0/22/00FE/0074/3/00 22/00/1/00/22/1/100/2000			Z()#00000(ZZZ)()@ Z()()		000000000000000000000000000000000000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000076,727,000000,72 xx 00 ,727,11 00 ,7	<u></u> *********************************	2 <b>#ZZZZXXXX</b> 000000000 77	000000000000000000000000000000000000000	)00000000022 <b>1</b> 222 \1 00 \2\5\1 00	Ŧ
	141	E CBE~resul	t						00	<b>x</b> z		ZZ X0X 00		00 X0	X 00 X2XXX 00	-
	<ul> <li>159</li> <li>160</li> </ul>	FRAME				L L	<u>1</u>	_								Į.
	100	E~result IRDY														+
200 A	162	Y~result TRDY								×						Ĩ
X®	163	Y~result			-0											÷
1/2	<ul> <li>165</li> <li>166</li> </ul>	DEVSEL														ļ.
XB	100 167	EL~resu STOP	IC .	<u> </u>												÷
8	<ul> <li>168</li> <li>169</li> </ul>	P~result tISTART				×	×	V								T
₽↓	103	last_dt[0								Л					1	1
	<ul> <li>171</li> <li>172</li> </ul>	last_dt[1 LOCK	1							<u></u>						Ι
	173	PAR														Ŧ
	174	PAR∼resu PAR64	lt	****				**				**	**			Ţ
	il 176 💿	64~resul	t													+
	177 178	user100 user107														+
	179	URESET														-
	➡ 180 ➡ 181	LDOWN UCLK								υ Ιασασοσοσια	1000000000000000		บกกกกกกกกกกก			Ē
	💿 182	UCTRL													00000000000000000	<u>*</u>
	🐵 183	UWEN	H AI			000000000000000000000000000000000000000	0		1110100	¥0.010.0110.0100.0100.010	สพาสมารถห	A000010000000000	15111111111100000000	000000000000000000000000000000000000000	ົາສຸດສະຫຼາງການສາງສາງສາງ	Ň
	249	LFF							/0/0/0/0				lowook			Î
	<ul> <li>250</li> <li>251</li> </ul>	URESET BAO														
	<b>6</b> 252	🖭 inst58		C	00000	000		XX	00000000	X	A0000100			00000000		Ŧ
	🐵 285 रि) 286	BA1 inst59			00000	000		ານມານມານ	ກການການການການ	ທາງຫຼາງກາງກາງ	00000000	00000	00000008 \@@@\@@	ኯኯቋቋቋቋ		Ē
	ig 319	we_boot												0000000000	000000000000000000000000000000000000000	Ē
	<ul> <li>320</li> <li>321</li> </ul>	wp_boot														-~
For He	elp, press F		>	<									105	• D • III 36% <b>•</b>	00:08:49 NUM	
1.51110	1 660 19 (9-1	-											1		55.00.40 ja0M	1


### Embedded Logic Analyzers




# FPGA applications in the Trigger & DAQ domain



#### Pipelined Logic



#### Pipelined Logic – a clock cycle later



#### Why are FPGAs ideal for First-Level Triggers ?

- They are fast
  - Much faster than discrete electronics (shorter connections)
- Many inputs
  - Data from many parts of the detector has to be combined
- All operations are performed in parallel
   Conclude ningling degice
  - Can build pipelined logic
- They can be re-programmed
  - Trigger algorithms can be optimized

High performance


Low latency

#### Trigger algorithms implemented in FPGAs

- Peak finding
- Pattern Recognition
- Track Finding
- Energy summing
- Sorting
- Topological Algorithms (invariant mass)
- Trigger Control system
- Fast signal merging

Many more ...

#### Example 1: CMS Global Muon Trigger




• The CMS Global Muon trigger received 16 muon candidates from the three muon systems of CMS


It merged different measurements for the same muon and found the best 4 over-all muon candidates

- Input: ~1000 bits
   @ 40 and 80 MHz
- Output: ~50 bits @ 80MHz
- Processing time: 250 ns
- Pipelined logic one new result every 25 ns
- 10 Xilinx Virtex-II FPGAs
- up to 500 user I/Os per chip
- Up to 25000 LUTs per chip used
- Up to 96 x 18kbit RAM used
- In use in the CMS trigger 2008-2015

#### CMS Global Muon Trigger main FPGA



#### Example 2: New µTCA board for CMS trigger upgrade based on Virtex 7



MP7, Imperial College

Virtex 7 with 690k logic cells 80 x 10 Gb/s transceivers bi-directional 72 of them as optical links on front panel 0.75 + 0.75 Tb/s Being used in the CMS trigger since 2015 Input/output: up to 14k bits per 40 MHz clock


Same board used for different functions (different gateware) Separation of framework + algorithm fw

#### FPGAs in Data Acquisition

- Frontend Electronics
  - Pedestal subtraction
  - Zero suppression
  - Compression
  - ...
- Custom data links
  - E.g. SLINK-64 over copper
    - Several serial LVDS links in parallel
    - Up to 400 MB/s
  - SLINK/SLINK-express over optical
- Interface from custom hardware to commercial electronics
  - PCI/PCIe, VME bus, Myrinet, 10 Gb/s Ethernet etc.

#### C-RORC (Alice) / Robin NP (ATLAS) for Run-2

#### Xilinx Virtex-6 FPGA




#### Example 3: CMS Front-end Readout Link (Run-1)

- SLINK Sender Mezzanine Card: 400 MB / s
  - 1 FPGA (Altera)
  - CRC check
  - Automatic link test

Commercial Myrinet Network Interface Card on internal PCI bus

- Front-end Readout Link Card
  - 1 main FPGA (Altera)
  - 1 FPGA as PCI interface
  - Custom Compact PCI card
  - Receives 1 or 2 SLINK64
  - 2nd CRC check
  - Monitoring, Histogramming
  - Event spy

#### Example 4: CMS Readout Link for Run-2 in use since 2015



Myrinet NIC replaced by custom-built card ("FEROL")

Cost effective solution (need many boards) Rather inexpensive FPGA + commercial chip to combine 3 Gb/s links to 10 Gb/s


#### FEROL (Front End Readout Optical Link)

Input:

1x or 2x SLINK (copper) 1x or 2x 5Gb/s optical 1x 10Gb/s optical

Output: 10 Gb/s Ethernet optical TCP/IP sender in FPGA

#### Example 4: CMS Readout Link for Run-2



#### FEROL (Front End Readout Optical Link)

Input:

1x or 2x SLINK (copper) 1x or 2x 5Gb/s optical 1x 10Gb/s optical

Output: 10 Gb/s Ethernet optical TCP/IP sender in FPGA

## FPGAs in other domains

- Medical imaging
- Advanced Driver Assistance Systems (Image Processing)
- Speech recognition
- Cryptography
- Bioinformatics
- Aerospace / Defense
- Bitcoin mining

- ASIC Prototyping
- High performance computing
  - Accelerator cards



• Server processors w. FPGA