

Analog IC Design Automation

Tools and Methods to Assist Analog IC Designers

Nuno Horta, PhD
Head of Integrated Circuits Group
Instituto de Telecomunicações

INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO



Faculdade de Ciências
e Tecnologia da
Universidade de Coimbra



universidade
de aveiro



Inovação
PT



it
instituto de
telecomunicações

creating and sharing knowledge for telecommunications

© 2005, it - instituto de telecomunicações. Todos os direitos reservados.

OUTLINE

- Motivation
- Analog IC DA: Overview
- ICG DA Tools and Methods:
 - Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta)
 - Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta)
- Conclusions

INSTITUIÇÕES ASSOCIADAS:




INSTITUTO
SUPERIOR
TÉCNICO

MOTIVATION

ANALOG IC Design and CAD tools

- Are available to handle typical design flows
- Cadence and HSPICE are Schematic and simulation oriented
- Designers need to apply their expertise for simulation and resizing which is largely crafted by hand
- Assisted simulation and resizing is considered the most time consuming process
- Lack of commercial DA tools at both circuit and layout-level synthesis.



INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

OUTLINE

- Motivation
- Analog IC DA: Overview
- ICG DA Tools and Methods:
 - Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta)
 - Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta)
- Conclusions


INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

ANALOGIC DA: OVERVIEW (CIRCUIT-LEVEL SYNTHESIS)

Tools and Methods Evolution



INSTITUIÇÕES ASSOCIADAS:




5

January 16, 2019

5:00 PM

ANALOGIC DA: OVERVIEW (LAYOUT-LEVEL SYNTHESIS)

Tools and Methods Evolution



INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

OUTLINE

- Motivation
- Analog IC DA: Overview
- ICG DA Tools and Methods:
 - Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta)
 - Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta)
- Conclusions


INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

CASE STUDIES

AIDA – Analog IC Design Automation Environment (1 of 3)



- AIDA results from the integration of GENOM-POF and LAYGEN-II
- **GENOM-POF**: Circuit-Level Synthesis
 - Multi-objective Multi-constraint Optimization-based Approach
 - Robust design: Corners validation and Electrical Simulation
- **LAYGEN II**: Layout-Level Generation
 - Template-based Approach
 - DRC proved fully automated layout generation


INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

CASE STUDIES

AIDA – Analog IC Design Automation Environment (2 of 3)



- **LEVEL of AUTOMATION**
 - from circuit to layout
- **DOMAIN and PROBLEM COMPLEXITY**
 - circuit synthesis and layout generation
 - optimization problem complexity (CL) – modified NSGA-II Kernel
 - circuit complexity (CL) – SVM models to prune search space
 - optimization problem complexity (LL) – Hierarchical Template Descrip.
 - circuit complexity (LL) – built-in DRC evaluation engine


INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

CASE STUDIES

AIDA – Analog IC Design Automation Environment (3 of 3)



- **SOLUTION ROBUSTNESS**
 - account to extreme variations (CL) - corners validation
 - parametric module generator (LL)
 - multi-objective multi-constraint optimization kernels (CL, LL)
- **DESIGNER INTERFACE**
 - file level (CL)
 - GUI in JavaTM (LL)
- **DEGREE of INTEGRATION with Ctools**
 - standard Spice like netlists as entry
 - standard GDSII file as output

INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

instituto de
telecomunicações

OUTLINE

- Motivation
- Analog IC DA: Overview
- ICG DA Tools and Methods:
 - Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta)
 - Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta)
- Conclusions


INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

CS1: Circuit-Level Synthesis - GENOM-POF (1 of 3)

Design Specs




Constraints	Measure	Target	Units	Description
<i>Performance</i>	<u>gb</u>	≥ 24	MHz	Unit-gain frequency
	a0	≥ 20	dB	DC Gain
<i>Functional</i>	<u>sr</u>	≥ 10	V/ μ s	Slew Rate
	pm	$55 \leq pm \leq 90$	°	Phase margin
<i>Objectives</i>	ov ¹	≥ 25	mV	<u>Vgs – Vt</u>
	d ¹	≥ 1.15	V/V	<u>(Vds – Vdsat)/Vdsat</u>
	osp	≥ 0.3	V	
	osn	≤ -0.3	V	
<i>Objectives</i>	area	minimize	μm^2	Area
	a0	maximize	dB	DC Gain


¹ The constraint applies to: M1, M4, M5, M7, M9 and M11

Var.	11, 14, 15, 17, 19, 111	w1, w4, w5, w7, w9, w11	Ib [μ A]	cn [V]	cp [V]
Max.	0.80e-6	400.0e-6	500	0.0	0.4
Min.	0.12e-6	0.24e-6	30	-0.4	0.0

The variables 11 and w1 are dimensions of M1 and M2; 14 and w4 of M4; 15 and w5 of M5 and M6; 17 and w7 of M7 and M8; 19 and w9 of M9 and M10; 111 and w11 of M11 and M12.



single-ended folded cascode amplifier



circuit testbench

• INPUT to CL Synthesis

- circuit and testbench description
- search space definition
 - optimization variable ranges
- optimization problem definition
 - performance constraints
 - functional constraints
 - objectives

CS1: Circuit-Level Synthesis - GENOM-POF (2 of 3)

Multi-Objective Evolutionary Optimization Kernel


$$\begin{aligned} & \text{find } x \text{ that minimizes } f_m(x) \quad m = 1, 2, \dots, M \\ & \text{subject to } g_j(x) \geq 0 \quad j = 1, 2, \dots, J \\ & x_i^L \leq x_i \leq x_i^U \quad i = 1, 2, \dots, N \end{aligned}$$

Constraints	Measure	Target	Units	Description
Performance	gb	≥ 24	MHz	Unit-gain frequency
	a0	≥ 20	dB	DC Gain
	sr	≥ 10	V/ μ s	Slew Rate
	pm	$55 \leq pm \leq 90$	°	Phase margin
Functional	ov ¹	≥ 25	mV	$V_{gs} - V_t$
	d ¹	≥ 1.15	V/V	$(V_{ds} - V_{dsat})/V_{dsat}$
	osp	≥ 0.3	V	
	osn	≤ -0.3	V	
Objectives	area	minimize	μm^2	Area
	a0	maximize	dB	DC Gain

¹ The constraint applies to: M1, M4, M5, M7, M9 and M11

Var.	11, 14, 15, 17, 19, 111	w1, w4, w5, w7, w9, w11	I _b [μ A]	c _n [V]	c _p [V]
Max.	0.80e-6	400.0e-6	500	0.0	0.4
Min.	0.12e-6	0.24e-6	30	-0.4	0.0



The variables 11 and w1 are dimensions of M1 and M2; 14 and w4 of M4; 15 and w5 of M5 and M6; 17 and w7 of M7 and M8; 19 and w9 of M9 and M10; 111 and w11 of M11 and M12.



- **Optimization Kernel**
 - Modified NSGA-II
 - **Phase 1:** Typical Optimization
 - **Phase 2:** Corners Optimization
- **POF (Pareto Optimal Front)**
 - Each POF point is a **optimal sized circuit** (Time [s] = 227 (226 sim)!!)

CS1: Circuit-Level Synthesis - GENOM-POF (3 of 3)

Tracking Optimization Process



- Convergence Measures
 - POF area
 - number of POF elements
- NSGA-II Parameters
 - Population size
 - Crossover
 - Mutation

OUTLINE


- Motivation
- Analog IC DA: Overview
- ICG DA Tools and Methods:
 - Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta)
 - Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta)
- Conclusions

INSTITUIÇÕES ASSOCIADAS:





INSTITUTO
SUPERIOR
TÉCNICO

CS2: Layout-Level Synthesis - LAYGEN II



Objectives	Devices	Sizes	
		Width	Length
Estimated Area = 4,7286 μm^2	M1, M2	17,6 μm	270 nm
Power = 1,181 mW	M3, M4	17,2 μm	350 nm
DC gain = 30,47 dB	Mbias3, Mbias4	3,4 μm	120 nm





- **INPUT to LL Synthesis**
 - Template description
 - Device Type
 - Relative Placement
 - Device sizes
 - Technology Design Kit (**UMC130nm**)
 - Design Rules
 - Parametric Module Generator

INSTITUIÇÕES ASSOCIADAS:




INSTITUTO
SUPERIOR
TÉCNICO


CS2: Layout-Level Synthesis - LAYGEN II



(a) Transistor M3/M4 ($W = 17.2 \mu\text{m}$, $L = 350 \text{ nm}$).



(b) Transistor M1/M2
($W = 17.6 \mu\text{m}$, $L = 270 \text{ nm}$).



(c) Transistor Mbias3/Mbias4
($W = 3.4 \mu\text{m}$, $L = 120 \text{ nm}$).

• Placer

- Instantiation - Packing (Phase 1)
 - Device Sizes
 - Module Generator for the target Technology
- Technology Design Kit



INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO



CS2: Layout-Level Synthesis - LAYGEN II



- **Placer**
 - **Packing (Phase2)**
 - Biasing
 - Abutment
 - Overlapped connection between two cells. Saves space, reduces wiring length, possible parasitics reduction.



INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

CS2: Layout-Level Synthesis - LAYGEN II

PLACER



• Placer

- Packing (Phase3)
 - Minimum distances
 - Guard ring
 - Enhanced Immunity against latchup
 - Minimum convex polygon


INSTITUIÇÕES ASSOCIADAS:





INSTITUTO
SUPERIOR
TÉCNICO



CS2: Layout-Level Synthesis - LAYGEN II



Constraint	Target	Description
SCC	= 0	Short circuits.
DRC	= 0	Minimum distance violations.
ERC	= 0	Crossing between noisy and sensitive nets, or running on top of devices.
Objective	Target	Description
Wiring Length	minimize	Total wiring length computed with the associated conductors cost.
Contacts	minimize	Number of contacts or vias used.
Distance	maximize	Distance between noisy and sensitive nets.



Router

- Initialization
 - Template (connectivity, symmetry and sensitivity constraints)
- Optimization (NSGA II Kernel)
 - Built in checkers (DRC – Design Rule Checker; SCC – Short Circuit Checker; ERC – Electric Rule Checker)
 - Phase 1: Global Solution (faster)
 - Phase 2: Detailed Solution (accurate)

OUTLINE

- Motivation
- Analog IC DA: Overview
- ICG DA Tools and Methods:
 - Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta)
 - Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta)
 - Case Studies
- Conclusions


INSTITUIÇÕES ASSOCIADAS:




INSTITUTO
SUPERIOR
TÉCNICO

CS: LAYGEN II

Case Study I: Hierarchical Layout Generation




fully-dynamic comparator [Goes et al, 2011]



Hierarchical Template Description

PLACER



INSTITUIÇÕES ASSOCIADAS:




INSTITUTO
SUPERIOR
TÉCNICO


instituto de
telecomunicações

CS: LAYGEN II

Case Study I: Hierarchical Layout Generation





fully-dynamic comparator [Goes et al, 2011]



handmade layout [Goes et al, 2011]

ROUTER



Template	Placement time	Routing time		Total
		Phase I	Detailed Routing	
Partition 1	83 ms		Not performed.	83 ms
Partition 2	39 ms		Not performed.	39 ms
Top Partition	50 ms	97,571 s	183,286 s	280,907 s

INSTITUIÇÕES ASSOCIADAS:




INSTITUTO
SUPERIOR
TÉCNICO


instituto de
telecomunicações

CS: LAYGEN II



Case Study I: Hierarchical Layout Generation



fully-dynamic comparator [Goes et al, 2011]



- **Comparator Simulation**
 - Schematic (Red)
 - Handmade (Black)
 - LAYGEN II (Green)



DRC and LVS with
CALIBRE®

INSTITUIÇÕES ASSOCIADAS:





INSTITUTO
SUPERIOR
TÉCNICO



CS: GENOM-POF and LAYGEN II

Case Study II: From Circuit-Level Specs to GDSII Description





Objectives	Devices	Sizes	
		Width	Length
Design 1 Estimated Area = 6,241 μm^2 DC gain = 54,42 dB	M1, M2	14,67 μm	480 nm
	M4	3,84 μm	530 nm
	M5, M6	13,4 μm	140 nm
	M7, M8	17,77 μm	370 nm
	M9, M10	5,72 μm	310 nm
	M11, M12	2,53 μm	470 nm
Design 2 Estimated Area = 10,124 μm^2 DC gain = 64, 231 dB	M1, M2	13,2 μm	490 nm
	M4	11,33 μm	400 nm
	M5, M6	27,29 μm	290 nm
	M7, M8	36,86 μm	530 nm
	M9, M10	17,61 μm	540 nm
	M11, M12	7,61 μm	730 nm
Design 3 Estimated Area = 27,936 μm^2 DC gain = 72,813 dB	M1, M2	41,22 μm	760 nm
	M4	69,09 μm	670 nm
	M5, M6	153,37 μm	570 nm
	M7, M8	249,84 μm	780 nm
	M9, M10	55,29 μm	790 nm
	M11, M12	12,21 μm	800 nm

INSTITUIÇÕES ASSOCIADAS:




CS: GENOM-POF and LAYGEN II

Case Study II: From Circuit-Level Specs to GDSII Description



Template	Placement time	Routing time		Total
		Phase I	Detailed Routing	
Partition 1	64 ms		Not performed.	64 ms
Partition 2	16 ms		Not performed.	16 ms
Partition 3	15 ms		Not performed.	15 ms
Top Partition	41 ms	40,438 s	71,060 s	111,539 s



INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO



OUTLINE

- Motivation
- Analog IC DA: Overview
- ICG DA Tools and Methods:
 - Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta)
 - Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta)
- Conclusions

INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

CONCLUSIONS

- AIDA, based on GENOM-POF and LAYGEN II, achieves **competitive results with existing SOA solutions** in the area of Analog IC Design Automation
 - **@ Circuit-Level**
 - Multi-objective multi-constrained optimization based on modified NSGA-II optimization kernel
 - High accuracy by implementing an optimization based approach using an electrical simulation as the evaluation engine
 - Robust solution by considering Corners validation
 - **@ Layout-Level**
 - Fast prototyping based on a template based approach and on built-in DRC, SCC, ERC modules.
 - Robust solution by including simultaneously multi-objective optimization together with final validation with CALIBRE® DRC a main reference in the ICs design intended for fabrication.


Future work, mainly, moving to system-level synthesis and deep nanometer technologies.

INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO





END



INSTITUIÇÕES ASSOCIADAS:




INSTITUTO
SUPERIOR
TÉCNICO

MOTIVATION

■ Electronic Design Automation




■ Integration & Functionalities



IC DESIGN AUTOMATION TOOLS

■ Analog IC Design Effort



Digital CAD

- Auto synthesis
- Auto layout
- Reuse/IP support

Analog/RF CAD

- No synthesis
- No layout
- No reuse/IP help

PRODUTIVITY

PRODUCT DEVELOPMENT CYCLES


TIME TO MARKET

ANALOGIC DA: OVERVIEW (CIRCUIT-LEVEL SYNTHESIS)

Knowledge-Based

vs

Optimization-Based



- Pros and Cons

- (+) short execution time
- (-) difficult to scale
- (-) design plan too complex
- (-) low accuracy

- Pros and Cons

- (+) high accuracy, scalable, no need for design plan
- (-) time consumption

INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO

ANALOGIC DA: OVERVIEW (LAYOUT-LEVEL SYNTHESIS)

Optimization-Based, Template-Based and Procedural Approaches

	Layout Tool
Procedural	<p>ALSYN [30]; <u>Jingnan</u> [31].</p> <p>(+) Fast processing basic cells;</p> <p>(-) Lack of flexibility, technology migrations force complete cells redesign; high cost of the generation task.</p>
Template	<p>IPRAIL [32]; LAYGEN [13]; ALADIN [33]; ALG [34]; <u>Zhang</u> [35].</p> <p>(+) Places modules in a short period of time; higher level than procedural; useful for small adjustments like technology migrations;</p> <p>(-) Still limits the search space; designer must add knowledge.</p>
Optimization	<p>ILAC [36]; KOAN/ANAGRAM II [37]; LAYLA [38]; <u>Malavasi</u> [39]; ALDAC [40].</p> <p>(+) Higher level of abstraction;</p> <p>(-) Slow; not always optimal solutions in terms of area and performance.</p>

INSTITUIÇÕES ASSOCIADAS:



INSTITUTO
SUPERIOR
TÉCNICO