



High Dynamic Range Signal Conversion



Jorge Guilherme





INSTITUTO DE TELECOMUNICAÇÕES Basic Sciences and Enabling Technologies

Escola Superior de Tecnologia de Tomar Departamento de Engenharia Electrotécnica







□ Context

D Pipeline Architecture

□ Design of a 15-bit 10 MS/s Pipeline ADC

□ Design of a 9-bit 10MS/s Logarithmic Pipeline ADC

Other Projects

***DC-DC** controller for Space Applications

Class D Audio Amplifier







ADSL modem structure







Bit error rate probability as a function of SNR for 14 bit QAM

Simulation with white noise



For ADSL a ber of 10⁻⁸ requires an SNR of 42 dB for 14QAM
 ADSL requires an 80-dB dynamic range ADC due to signal dynamics

 (80 dB = 42dB QAM + 3dB margin + 15dB crest factor + 10dB AGC + 10dB crosstalk)

2 solutions

Linear pipeline ADC with 13-bit resolution

 Logarithmic 9-bit ADC converter with a max SNR of 44.3 dB and 80 dB dynamic range









Pipeline ADC





Jorge Guilherme

Lisbon 20 April 2012 # 6



Pipeline ADC







Matlab Pipeline ADC Model





Jorge Guilherme

Lisbon 20 April 2012 # 8





Architecture of the 15-bit 10MS/s self-calibrated pipeline ADC









Jorge Guilherme

Lisbon 20 April 2012 # 10







Noise distribution by block

Trade off between power, noise and resolution obtained by program

Quantization	≅ 26%
KT/C	≅ 17%
Resistors	≅ 20%
DAC	≃ 16%
Amplifiers	≃ 21%



C = 10 pF Cc = 10 pF Idac = 1mARstring = 1000 ohm

Noise Bandwidth of a 2 pole system = 0.7854 Fo helps reducing the noise from the DAC and resistors





•Current steering DAC requirements: random errors

- •Current source sizing: std dev($\Delta I/I$) = 0.027% for 13 bit linearity
- •Vod = 0.76V ==> total current source DAC transistor area = 0.817 mm^2 , DAC area = 1.7 mm^2

•Hierarchical symmetrical switching scheme used to compensate systematic errors







DAC Layout



Area = 1.51x1.82 mm²





Main schematic of the amplifiers used in the S/H and residue amplifiers

□The amplifiers where designed based on the noise allowed to it dependent on *Cc*

□A telescopic cascode compensation topology was chosen to minimize power

□From *Cc* and *GBW* we obtained the *gm* and current of the input diferential pair

$$GBW = \frac{gm}{2\pi C_{C}}$$

$$H(s) = \frac{\frac{gm1}{C2.CT^{2}} \cdot (gm3.gm9 - C2.Cc.s^{2})}{s^{3} + \frac{gm3.(CL + Cc) - \beta.gm1.Cc}{CT^{2}} \cdot s^{2} + \frac{gm3.gm9.Cc}{C2.CT^{2}} \cdot s + \frac{\beta.gm1.gm3.gm9}{C2.CT^{2}}$$



$$Vnamp = \sqrt{\frac{2}{3} \frac{K \cdot T}{Cc}} \cdot \frac{1 + \frac{Vdsat1}{Vdsat7}}{f}$$

 $CT = \sqrt{C1.CL + C1.Cc + CL.Cc}$



Yield Simulation of a flash







ROM Implementation





Full Converter Experimental Results

Full Converter Experimental Results

Vin=1.1V

16 million samples

Measured DNL

Auxiliary Blocks

Classical Linear Pipeline Converter

Logarithmic pipeline ADC architecture

Converter characteristic

Residue of first stage

❑Converter characteristics for positive input signals.
 ❑The squarer gives a parabolic characteristic to the residue

$$DR_{dB} = 20 \cdot \log_{10} \frac{1}{K \cdot \left(\left(\frac{1}{K} + 1\right)^{\frac{1}{2^{N} - 1}} - 1 \right)} \qquad SNR_{dB} = 10 \cdot \log_{10} \frac{3 \cdot 2^{2N}}{\ln \left(1 + \frac{1}{k}\right)}$$

□ After first stage residue signal is always positive due to squarer. □ Following stages only process positive input signals.

- □ The sign bit is extracted by the intersection of the input stage characteristics.
- Second stage is split in two to allow the sign bit decision

0

Vin (V)

0.2

0.4

0.6

0.8

1

Output I 0.4

0.2

0

-1

-0.8

-0.6

-0.4

-0.2

dee/estt 🕀

1.5-bit pipeline stage block diagram

Architecture of the 9-bit 10MS/s logarithmic pipeline ADC

Evaluation of the logarithmic pipeline ADC

Measured output of the pipeline converter by injecting a triangular waveform of 250 Hz at the input, for a clock frequency of 1.3 MHz

Other Projects

DC-DC Controller for Space Application

Radiation resistant isolated DC-DC converter using a forward topology

Controller Features

- Current mode control, cycle by cycle current limit
- Up to 2nF drive capability (to drive external power MOS)
- Soft-Start
- External shutdown/enable pin
- Adjustable oscillator frequency (up to 2MHz) using a single resistor
- PFM control mode for light loads to improve efficiency
- Radiation hardening
- Technology AMS 035 um CMOS

Controller:

•

Class-D Audio Amplifier

- Over 26dB THD reduction when compared with open loop results
- 3.6µVrms closed-loop baseband noise

Design Example – BTL Class-D

THD simulation results for Class-D with and without filter feedback – Comparison between BTL and SE Amp.

Test-Chip Architecture

A Multi-mode Stereo Class-D Amplifier

Test-Chip Layout

Fully differential BLT Class-D Amplifier – Single Channel (UMC 018 um)

Note: MPW area constrains TC to single channel (1 reticule, 1.52x1.52 mm^2)

□ A 15-bit 10MS/s pipeline ADC was presented

- Linearity determined by matching accuracy of a current steering DAC.
- A calibration scheme adjust the reference voltage of the backend pipeline, instead of calibrating the gain of the front-end stage.
- □ A 9-bit 10MS/s true logarithmic pipeline ADC derived from their linear counterparts.
 - Symmetrical characteristic with dynamic range independent of SNR
 - SNR of 44.3 dB for a dynamic range of 80 dB.
- **Other Projects**
 - DC-DC controller for Space Applications
 - Class D Audio Amplifier