FPGAs and Verilog Lab

Implement a chronograph

Objective

Implement in a FPGA development board a chronograph

Count seconds from 0 to 99 when a switch is up...

First Step

Open the Quartus Software; Open the DE2_top project compile; program the board -- The DE2_top gives you the definition of all pins and signals in DE2



Decode the binary and put it in 7 seg display

Do a module that decodes binary to 7 segment display

Use the Switches as inputs and output to Hex6 and 7

 $SW[3:0] \rightarrow Hex6$ $SW[7:4] \rightarrow Hex7$



case (bin) //disp= "g f e d c b a" 0: display=~7'b0111111; 1: display=~7'b0000110; 2: display=~7'b1011011; 3: display=~7'b1001111; 4: display=~7'b1100110; 5: display=~7'b1101101; 6: display=~7'b1111100; 7: display=~7'b1111111; 8: display=~7'b1100111; 9: display=~7'b1100111; default:display=~7'b0000000; endcase

Flash a LED with T=1s

Produce a one second clock and change a led each second

Identify the 50 MHz clock.

Divide the clock using a 32 bit counter: Create a 32 bit counter and show in the LEDs

Now, everytime the counter value reaches 1s/(clock period)=1s/20ns activate a flag and reset counter

Now you have a pulse each second... Use it to turn on/off a LED

Count 1 second pulses

Make two counters: seconds and tens of seconds

Use the 1s pulse for the seconds.

Each 10 seconds give a pulse to the tens of seconds and reset the seconds counter

Control the counter

Use a switch to control when it counts

Use a Key for reset:

```
wire reset;
assign reset=Key[0];
always @ (posedge ... or negedge reset)
if (!reset)
count <=0;
else .....
```

Have fun with it

*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	**	*
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*>	*
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*>	*

Nibble to 7 segment

case (nibble) 0: segment <= ~8'b11111100; // "a b c d e f g h" 1: segment <= ~8'b01100000; 2: segment <= ~8'b11011010; // --a--3: segment <= ~8'b11110010; // | | 4: segment <= ~8'b01100110; // f b 5: segment <= ~8'b10110110; // | 6: segment <= ~8'b10111110; // --g--7: segment <= ~8'b11100000; // | | 8: segment <= ~8'b1111110; // e c 9: segment <= ~8'b11100110; // | 10: segment <= ~8'b11101110; // --d-- (h) 11: segment <= ~8'b00111110; 12: segment <= ~8'b10011100; 13: segment <= -8'b01111010;14: segment <= ~8'b10011110; 15: segment <= ~8'b10001110; default: segment ≤ 8 bx; endcase



Software - Schematic



Schematic

programming



Software - verilog



Implementing a Multiplexer



Hardware: buy and hack it



Hardware



Hardware





30 seconds to light a LED

	174 175	//////////////////////////////////////	CLOCK	/// Cloc} _27;	Input // // 27	/////// MHz	
File→Open Project→DE2_top	176	input	CLOCK	_50;	// 50	MHz	Clock
	178	inpuc		LOCK;	Ditton //	//////////////////////////////////////	//////////////////////////////////////
Quartus II - C:/Documents and Settings/LIP/Desktop/Altera/DE2_demonstrations/DE2_Top/DE2_TOP - DE2_TOP - [DE2_TOP.v]	179	input [3:0)] KEY;	/// הפהיד	Switch // Pu	shbutto	on[3:0]
er Hie Edit View Project Assignments Processing Tools Window Help	181	input [17:	:0] SW;	III DPDI	// To	ggle Sw	vitch[17:0]
D 📽 🖬 🗿 巻 ½ 🗈 🖻 ∞ ∽ DE2_TOP 🛛 🔄 💥 🖉 🦑 🖑 🕲 ► 🕏 ™ 👸 🖏 📩 🧶 🧶	182	///////////////////////////////////////	//////////////////////////////////////	/// 7-SEC	Dispaly //	111111	//////////////////////////////////////
Project Navigator	184	output [6:0)] HEX1;		// Se	ven seg ven Seg	ment Digit 0 ment Digit 1
Entry 42 // V1.2 : Johnny Chen : 05/11/16 : Fixed ISP1362 INT/	185	output [6:0) HEX2;		// Se	ven Seg	ment Digit 2
	186 187	output [6:L output [6:C)] HEX3;)] HEX4;		// Se // Se	ven Seg ven Seg	ment Digit 3 ment Digit 4
	188	output [6:0) HEX5;		// Se	ven Seg	ment Digit 5
	189 190	output [6:0 output [6:0)] HEX6;		// Se // Se	ven Seg ven Seg	ment Digit 6 ment Digit 7
译译 47 ··································	191			////// І	ED /////	111111	///////////////////////////////////////
49 CLOCK 50, // 50 MHz	192	output [8:0)] LEDG;		// LE	D Green	1[8:0] 7:01
50 EXT_CLOCK, // External Clock	194	///////////////////////////////////////		////// t	ART /////	///////	
S1 File S2 KEY, Fushbutton[3:1]	195	output	UART_	TXD;	// UA	RT Tran	nsmitter
53 //////// DPDT Switch ////////////////////////////////////	198	///////////////////////////////////////		////// 1	RDA /////	//////////////////////////////////////	//////////////////////////////////////
54 SV, // Toggle Switch 17:0]	198	output	IRDA_	TXD;	// IF	DA Tran	smitter
Tasks ** # 260 bb/ 56 HEXO, // Seven Segment Digit O	200	1nput		RAD;	Incerface //	//////////////////////////////////////	:iver
HEX1, // Seven Segment Digit 1 HEX1, // Seven Segment Digit 2	201	inout [15:	O] DRAM_	DQ;	// SD	RAM Dat	a bus 16 Bits
Taskg // Seven Segment Digit 3	202	output [11:	OI DRAM	ADDR:	// SD	RAM Add	ress bus 12 Bits
EX4, // Seven Segment Digit 4						_	
HEYS // Seven Segment Digit 5							
Create Design 61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6							I
61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6 Create New 63 HEX7, // Seven Segment Digit 7 Open Evision 64 HEX7, Image: Segment Digit 7			300	// Tur	n on all d:	isplay	r
61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6 Create Newl 63 HEX7, // Seven Segment Digit 7 Open Existin 64 ////////////////////////////////////			300 301	// Tur assign	n on all d: HEXO	isplay =	, 7'h00;
61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6 Create Newl 63 HEX7, // Seven Segment Digit 7 Open Existing 64 ////////////////////////////////////			300 301 302	// Tur assign assign	n on all d: HEXO HEX1	isplay = =	, 7'h00; 7'h00;
61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6 Create New! 63 HEX7, // Seven Segment Digit 7 Open Existin 64 ////////////////////////////////////			300 301 302 303	// Tur assign assign assign	n on all d: HEXO HEX1 HEX2	isplay = = =	7'h00; 7'h00; 7'h00;
61 HEXS, // Seven Segment Digit S Create Design 62 HEX6, // Seven Segment Digit 6 Create Newl 63 HEX7, // Seven Segment Digit 7 Dpen Existin 64 ////////////////////////////////////			300 301 302 303 304 305	// Tur assign assign assign assign	n on all d: HEXO HEX1 HEX2 HEX3 HEX4	isplay = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00;
61 HEX5, // Seven Segment Digit 5 62 HEX6, // Seven Segment Digit 6 63 HEX7, // Seven Segment Digit 7 64 ////////////////////////////////////			300 301 302 303 304 305 306	// Tur assign assign assign assign assign	n on all d: HEXO HEX1 HEX2 HEX3 HEX4 HEX5	isplay = = = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00;
Create Design 61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6 Create Newl 63 HEX7, // Seven Segment Digit 7 Den Existin 64 ////////////////////////////////////			300 301 302 303 304 305 306 307	// Tur assign assign assign assign assign assign	n on all d HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6	isplay = = = = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00;
Create Design 61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6 Create Newl 63 HEX7, // Seven Segment Digit 7 Dpen Existing 64 ////////////////////////////////////			300 301 302 303 304 305 306 307 308	// Tur assign assign assign assign assign assign assign	n on all d HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7	isplay = = = = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00;
Create Design 61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6 Create Newl 63 HEX7, // Seven Segment Digit 7 Dpen Existing 64 ////////////////////////////////////			300 301 302 303 304 305 306 307 308 309	// Tur assign assign assign assign assign assign assign assign	n on all d HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG =	isplay = = = = = = 9'h	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00;
Create Design 61 HEX5, // Seven Segment Digit 5 Create Newl 62 HEX6, // Seven Segment Digit 6 Create Newl 63 HEX7, // Seven Segment Digit 7 Dpen Existing 64 ////////////////////////////////////			300 301 302 303 304 305 306 307 308 309 310	// Tur assign assign assign assign assign assign assign assign	n on all d HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR	isplay = = = = = = 9'h =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF;
Create Design 61 HEX5, // Seven Segment Digit 5 Create Design 62 HEX6, // Seven Segment Digit 6 Create New! 63 HEX7, // Seven Segment Digit 7 Dpen Existing 64 ////////////////////////////////////			300 301 302 303 304 305 306 307 308 309 310 311	// Tur assign assign assign assign assign assign assign assign assign	n on all d HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON	isplay = = = = = 9'h = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 1'FF; 18'h3FFFF; 1'b1;
61 HEX5, // Seven Segment Digit 5 62 HEX6, // Seven Segment Digit 6 63 HEX7, // Seven Segment Digit 7 1 Open Existing 64 ////////////////////////////////////			300 301 302 303 304 305 306 307 308 309 310 311 312 313	// Tur assign assign assign assign assign assign assign assign assign assign	n on all d HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON	isplay = = = = = 9'h = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1;
System & Processing & Extra Info & Info & Warning & Critical Warning & Error & Suppressed & Flag /			300 301 302 303 304 305 306 307 308 309 310 311 312 313 314	// Tur assign assign assign assign assign assign assign assign assign assign assign assign	n on all di HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON inout por	isplay = = = = = 9'h = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1;
61 HEX5, // Seven Segment Digit 5 62 HEX6, // Seven Segment Digit 6 63 HEX7, // Seven Segment Digit 7 0 pen Existing 64 ////////////////////////////////////	[Ln 1, Co	1 1 1	300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315	// Tur assign assign assign assign assign assign assign assign assign assign assign assign assign	n on all d: HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON inout port DRAM_DQ	isplay = = = = = = 9'h = = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1; 1'b1; 1'b1;
61 HEX5, // Seven Segment Digit 5 62 HEX5, // Seven Segment Digit 6 63 HEX7, // Seven Segment Digit 7 1 Open Existing 64 ////////////////////////////////////	 [Ln 1, Co	1 [%p⇒11→	300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316	// Tur assign assign assign assign assign assign assign assign assign assign assign assign assign assign assign	n on all d: HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON inout port DRAM_DQ FL_DQ	isplay = = = = = 9'h = = = = = = = = = = = = = = = = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1;
61 HEX5, // Seven Segment Digit 5 62 HEX5, // Seven Segment Digit 6 63 HEX7, // Seven Segment Digit 7 64 ////////////////////////////////////	 [Ln 1, Co		300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317	<pre>// Tur assign assign assign assign assign assign assign assign assign assign assign assign assign assign assign assign assign assign</pre>	n on all d: HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON inout port DRAM_DQ FL_DQ SRAM_DQ	isplay = = = = = 9'h = = = = = = = = = = = = = = = = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 16'hzzzz;
61 HEX5, // Seven Segment Digit 6 Create Design 62 HEX5, // Seven Segment Digit 6 Create Newl 63 HEX7, // Seven Segment Digit 7 Depe Existing 64 ////////////////////////////////////	 [Ln 1, Co		300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318	<pre>// Tur assign</pre>	n on all d: HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON inout port DRAM_DQ FL_DQ SRAM_DQ OTG_DATA	isplay = = = = = 9'h = = = = = = = = = = = = = = = = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 16'hzzzz; 16'hzzzz;
61 HEX5, // Seven Segment Digit 6 Create New1 62 HEX5, // Seven Segment Digit 6 Create New1 63 HEX7, // Seven Segment Digit 7 Open Existin: 64 ////////////////////////////////////	 [Ln 1, Co		300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319	<pre>// Tur assign assi</pre>	n on all d: HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON inout port DRAM_DQ FL_DQ SRAM_DQ OTG_DATA CD_DATA	isplay = = = = = 9'h = = = = = = = = = = =	7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 16'hzzzz; 16'hzzzz; 16'hzzzz;
System Processing Create Design 61 HEXS, HEXS, HEXS, Create Newl Create Newl Create Newl Create Newl Create Newl </th <th> [Ln 1, Co</th> <th></th> <th>300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321</th> <th><pre>// Tur assign assi</pre></th> <th>n on all d: HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON inout port DRAM_DQ FL_DQ SRAM_DQ OTG_DATA LCD_DATA SD_DAT J2C_SDAT</th> <th>isplay = = = = = = 9'h = = = = = = = = = = = = = = = = = = =</th> <th><pre>7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 16'hzzzz; 8'hzz; 16'hzzzz; 16'hzzzz; 16'hzzzz; 1'bz; 1'bz;</pre></th>	 [Ln 1, Co		300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321	<pre>// Tur assign assi</pre>	n on all d: HEXO HEX1 HEX2 HEX3 HEX4 HEX5 HEX6 HEX7 LEDG = LEDR LCD_ON LCD_BLON inout port DRAM_DQ FL_DQ SRAM_DQ OTG_DATA LCD_DATA SD_DAT J2C_SDAT	isplay = = = = = = 9'h = = = = = = = = = = = = = = = = = = =	<pre>7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 7'h00; 11FF; 18'h3FFFF; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 1'b1; 16'hzzzz; 8'hzz; 16'hzzzz; 16'hzzzz; 16'hzzzz; 1'bz; 1'bz;</pre>

assign AUD_ADCLRCK =

assign AUD DACLRCK =

assign

assign GPIO O

assign GPIO 1

AUD BCLK

1'bz;

1'bz;

1'bz;

=

36'hzzzzzzz;

36'hzzzzzzz;

19

323

324

325

326

327

328

Build your own computer...

Connecting modules to build complex machines

- Modularity is essential to the success of large designs
- A Verilog module may contain submodules that are "wired together"
- High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (<< and >>), etc.



Modules

2-to-1 MUX

```
module mux32two(i0,i1,sel,out);
input [31:0] i0,i1;
input sel;
output [31:0] out;
assign out = sel ? i1 : 10;
endmodule
```

3-to-1 MUX

```
module mux32three(i0,i1,i2,sel,out);
input [31:0] i0,i1,i2;
input [1:0] sel;
output [31:0] out;
reg [31:0] out;
always @ (i0 or i1 or i2 or sel)
begin
    case (sel)
    2'b00: out = 10;
    2'b01: out = 11;
    2'b10: out = 12;
    default: out = 32'bx;
    endcase
end
endmodule
```

32-bit Adder	32-bit Subtracter	16-bit Multiplier
<pre>module add32(10,11,sum); input [31:0] 10,11; output [31:0] sum;</pre>	<pre>module sub32(10,11,diff); input [31:0] 10,11; output [31:0] diff;</pre>	<pre>module mul16(10,11,prod); input [15:0] 10,11; output [31:0] prod;</pre>
assign sum = $10 + 11;$	assign diff = 10 - 11;	<pre>// this is a magnitude multiplier // signed arithmetic later assign prod = 10 * 11;</pre>
endmodule	endmodule	endmodule

Top-Level: connect the modules



Example: A simple counter

Do you know a simple way to count 10 ns pulses? Lots of them?



Tools - Simulation

Quartus II



Tools – Measurement instruments



Logic Levels





Tools – Internal Logic Analyser

Signal-TAP embedded Logic Analyser

Quartus II Handbook Version 9.0 Volume 3: Verification 14. Design Debugging Using the SignalTap II Embedded Logic Analyzer

🏶 Quartus II - C:/Documents a	nd Settings/LIP/De	sktop/Alt	era/DE2_o	demonstrat	tions/	DE2_SD_
File Edit View Project Assignmen	its Processing Tools	Window	Help			
🛛 🗅 🖬 🖬 👩 🖓 🕹 🕹 🖬 🛾	<mark>ໄມ ດ </mark> P	un E <u>D</u> A Sim	ulation Tool		•	1 🥝 🦁
Project Navigator 🛁 🔺 🗙	R	tun <u>E</u> DA Timi	ing Analysis	Tool		
Entity	1985 L	aunch Desig	jn Space E <u>x</u> p	lorer		
Cyclone II: EP2C35F672C6 使 DE2 SD Card 提面	<u>v</u> 1	jmeQuest Ti	iming Analyz	er		
		dvisors			•	
	↓Upgr; M	: <u>hi</u> p Planner)esign Partiti Jetlist <u>V</u> iewer	(Floorplan a ion Planner rs	nd Chip Editor) •	tware et Subscrij ee 30-day
	s 🔊	ignalTap II l	Logic A <u>n</u> alyzi	er		
	en I	n-System Me	emor <u>y</u> Conte	nt Editor		
	E 1	ogic Analyze	er Interface	Edito <u>r</u>		
	🧟 I	n-System So	ources and P	robes Editor		
	5	ignalProbe P	Pins			
<u>≜</u> ∎₽	🧶 <u>P</u>	rogrammer				

Tools – Internal Logic Analyser

🖪 Quartus II - C:/Documents and Settings/LIP/Desktop/Altera/DE2_demonstrations/DE2_SD_Card_Audio/DE2_SD_Card_Audio - DE2_SD_Card_Audio - [stp1.stp]	3
File Edit View Project Processing Tools Window	
📴 🍬 🔊 🔳 🕅 Invalid JTAG configuration 🛛 🚽 🧍 🗼 🔂 🕹 🕂 🔶 🎯	
Instance Manager: No levice is selected ? Instance Manager: No device is selected ? Hardware: Disabled Setup Device Manager: Disabled Setup Device Manager: Disabled Setup Hardware: Disabled Setup Hardware: Disabled Setup Device Manager: Setup Hardware: Disabled Setup Device Manager: Setup Hardware: Disabled	
SOF Manager: 📩 🗍	
auto_signature Signal Configuration: Node Data Enable Trigger Enable Trigger Conditions Double-click to add nodes 0 Double-click to add nodes Signal Configuration: Double-click to add nodes Segmented: Segmented: 2 64 sample segments Image: Trigger Conditions Trigger conditions Trigger conditions Trigger conditions Trigger flow control: Sequential Trigger flow control: Sequential Trigger conditions: Trigger position: P Data in Stope Main	Clock definition Trigger definition
	The signal
R auto_signaltap_0	
or Help, press F1	see"

Tools – Internal Logic Analyser

The logic analyser will collect data from the registers and output it through the JTAG programming interface

DAC_AD	C.v	စ် DE2_	Default.v	•	12C_AV_C	onfig.v		tri stp1.stp					
Instance Manager: 🍡	🔛 🔳 🔛 Invalid	IJTAG configuration	Q				×	JTAG Chain Configuration	No device is sele	ected	×		
Instance	Status	Incremental Co	mpilation LEs: 587	Memory: 4352	M512: 0	M4K: 1	MRAI	Unduran Disabled		Solup	1		
🛃 auto_signaltap_0	Not running		587 cells	4352 bits	0 blocks	1 blocks	0 blc	Hardware: Disabled			··		
								Device: None Detec	ted	👻 🚽 Scan Ch	ain		
<			Ш				>	>> SOF Manager: 🍶	» Ú				
log: 2009/02/16 02:0	03:58 #36				click t	o insert time bar	r						
Type Alias	Name	-16 -14 -12	-10 -8	-6 -4	-2	0 .	2	4 6	8 10	12 14	. 16		
±	.C_ADC:u4 AUD_outR			F6	9Dh			X	F6BDh				
ter LE	DR			()F69Dh				X	0F6BDh			
<	101										>		
Data 🔬 setu													
Hierarchy Display:				×	🔽 Data Log:	b					×		
DE2_Defau	ult _DAC_ADC:u4 					log: 2009/0 log: 2009/0 log: 2009/0 log: 2009/0	2/16 02:1 2/16 02:1	03:58 #21 03:58 #22			▲▲		
衰 auto_signaltap_0													

Tools – Signal probe

Internal signals can be extracted to output pins and connected to na external logic analyser. Signals can be exchanged easily...

SignalTap step by step

•Open DE2 default and compile it!

•Program DE2

•Tools→Signal TapII Logic Analyser

.					
Quartus II - C:/Documents and Settings	s/pedjor/Desktop/DE2_Defaul	t/DE2_Default - DE2_Default - [s	p1.stp]		_ L 🗗 🔀
ile Edit View Project Processing Tools Wind	dow				
🗃 📉 🔛 🔳 😢 Invalid JTAG configuratio	on 💽 🕄 👗 🛃 🗜	· 국 국 🔲 🔲			
nstance Manager: 🛛 🍬 ⊳ 🔳 😢 <mark>Invalid JTAG</mark>	G configuration	2		× JTAG Chain Configuration: No device is selected	2 ×
nstance Status	LEs: 0 Memory: 0)M512,MLAB: 0/0 M4K,M	9K: 75/105 M-RAM,M144K: 0/0		
auto_signaltap_0 Not running	0 cells 0 bit	s NA	NA NA	Hardware: Please Select	Setup
				Device: None Detected	Scan Chain
				SOF Manager: 💑 🕛]	
auto_signaltap_0	Allow all changes			Signal Configuration:	×
Node Data En	hable Trigger Enable Trigger Co	nditions		Clock:	
Type Alias Name 0	0 1 M Basic	-		Data	
Double-click to add hodes				Sample depth: 128 - BAM tune: Auto	
				Segmented: 2 64 sample segments	-
				Storage qualifier	
				Type: Straining Continuous	-
				Input port:	
				Record data discontinuities	
				Disable storage gualifier	
				Trigger	
				Trigger flow control: Sequential	
🔉 Data 💹 Setup					
Hierarchy Display:		×	🔲 Data Log: 🔤		×
			💦 auto_signaltap_0		
🛃 auto_signaltap_U					
A ca ca > A custure	a II - Crifforn	CulDecu 🕞 08-09			
Contraction Contraction Contraction		C./D0C0			

•Setup the hardware (choose the USB blaster)

🖸 Quartus II - C:	/Documents and S	ettings/pedjo	or/Desktop/D	E2_Default/DE2	_Default - DE2_Defa	ult - [stp1.stp*]				
File Edit View Pro	oject Processing To	ols Window								
📑 🍬 🔊 🔳	😢 Add nodes to th	e current insta	inc 💌 🕄 🛛	s 🖻 🗄 🛨 💼	* 🔳					
Instance Manager:	🍬 🂫 🔳 🔛 🗛	ld nodes to the c	urrent instance	2				×	JTAG Chain Configuration: JTAG ready	×
Instance	Status		LEs: 0	Memory: 0	M512,MLAB: 0/0	M4K,M9K: 75/105	M-RAM,M144K: 0/0		Hardware: LICP Plaster (LICP 0)	
🛃 auto_signaltap_0	Not running		0 cells	0 bits	NA	NA	NA		Hardware: USB-blaster [USB-0]	
									Device: @1: EP2C35 (0x020B40DD)	✓ Scan Chain
									>> SOF Manager: 🖾 🕕	
auto signatan 0			🚽 Allow all cha	nnes	•				Junal Configuration:	×
aato_signatap_o	ode	Data Enable	Trigger Enable	Trigger Conditi	ons					
Type Alias	Name	0	0	1 V Basic	•				Ulock: j	
Double-click to ad	d nodes	I							Data	
									Sample depth: 128 - RAM type: Auto	T
									Segmented: 2 64 sample segment	s 🔻
									Storage gualifier	
									Tupe:	
									Input port:	
									Becord data discontinuities	
									Disable storage qualiter	
									Trigger	
🔊 Data 🖾 So									Trigger flow control: Sequential	<u> </u>
Hierarchu Displau:	(up					X E Data Log	- Dal			×
Therefore a company.						auto_s	ignaltap_0			
Eor Help, press E1	,									
Potort	🔏 🙈 🔞 » 👩	Ouartus II - C:	/p [🌇 o	uartus II - C:/D	Ouartus II - C·/D	08-09	PCLD-T2			مر الدريم (Lin4

•Define the clock

ode Finder		
Named: *cont*	Filter: Design Entry (all names) 🗨 Customize List 🧕	OK
_ook in: IDE2_Default	▼ Include subentities Stop	Cancel
Nodes Found:	Selected Nodes:	
Name	Assignr 🔨 Name Assignment	
🐼 Cont	Unassic Unassigner	
💿 Cont[0]	Unassiç	
Dont[1]	Unassiç	
Dont[2]	Unassiç	
Cont[3]	Unassig	
🗈 Cont[4]	Unassig	
🗈 Cont[5]	Unassiç >	
🗈 Cont[6]	Unassi,	
🗈 Cont[7]	Unassiç 💛	
🗈 Cont[8]	Unassig	
🕑 Cont[9]	Unassig 🛁	
🕑 Cont[10]	Unassig <<	
🗈 Cont[11]	Unassig	
🗈 Cont[12]	Unassig	
🕑 Cont[13]	Unassig	
🗈 Cont[14]	Unassig	
Cont[15]	Unassi	
Cont[16]	Unassi <mark>o</mark>	
Cont[17]		



Choose the signals to observe. Choose Cont 25,24,23,22

Compile the project! You may need to save some files and answer some questions
Program the board

Run Analysis→Green (acquisition in progress, acquiring data

🖸 Quartus II - C:/Documents and Settings/pedjor/Desktop/DE2_Default/DE2_Default - DE2	_Default - [stp1.stp*]	
File Edit Ver rojec roccosing rods window		
Instance Manager: >> >> Acquisition in progress >> >> >> Instance Manager: >> >> >> Acquisition in progress [2] Instance Status Es: 491 Memory: 4096 M512,MLAB: C auto_sig teltap_0 Acquiring pre-trigger data 491 cells 4096 bits 0 bloc	X 0/0 M4K,M9K: 77/105 M-RAM,M144K: 0/0 cks 1 blocks 0 blocks	JTAG Chain Configuration: JTAG ready 2) × Hardware: USB-Blaster [USB-0] Setup Device: Image:
Г <u>г</u>		
Type [Alias] Name P 15 24 32 40 Cont(22) Acquistion in progress Cont(23) Cont(24) Cont(25) Cont(25)	40 56 64 72 8	u oo 96 104 112 120 128
Data 💭 Setup		
Hieratory Dispay. - ♥ → DE2_Default (a) auto_signaltap_0 For Help, press F1 (b) Start (c) (D) (b) Quartus II - C:/D) (c) Quartus II - C:/D)	- C:/D) 28-09	
Run Analysis (1 time)	Run Analysis (d	continuous) Stop

Finally: data!!

<u>u</u> Quartus II -	Quartus II - C:/Documents and Settings/pedjor/Desktop/DE2_Default/DE2_Default - DE2_Default - [stp1.stp*]													
File Edit View	Project Processing To	ols Window												
📑 🍬 🔊	🔳 🔛 Ready to acquir	re 🔽 🏹	🎄 🕰 😓 🖶											
Instance Manage	er: 🛛 🍬 🌄 🔳 🔛 🖪 Re	eady to acquire	2		×	JTAG Chain Configuration:	JTAG ready	2	×					
Instance	Status	LEs: 491	Memory: 4096	M512,MLAB: 0/0	M4K,M9K: 77/105	M-RAM,M144K: 0/0					1			
🛃 auto_signaltap	p_0 Not running	491 cells	4096 bits	0 blocks	1 blocks	0 blocks		Hardware: USB-Blaster [JSB-0]	Setup	J			
								Device: @1: EP2C35	(0x020B40DD)	👻 🛛 Scan Chain				
											1			
								SOF Manager: 🚈	» U]			
log: 2009/03/1	18 00:23:01 #0				click	to insert time bar								
Type Alias	Name	-128 -120 -1	12 -104	-96 -88	-80 -72	-64 -56	-48	3 -40 -32	-24 -16	-8	.0			
	Cont[22]										Ę			
	Cont[23]													
	Cont[24]													
	Cont[25]													
		•												

•Select the four signals;

•Edit→group

log: 2	2009/03	/18 00:23:01 #0	click to insert time bar														
Туре	Alias	Name	-128 -120		-104	-96 -88	-80	-72	-64	-56	-48	-40	-32	-24	-16	-8	ą
Ð			5h)	<u>5h X 6h X</u>			<u>7h</u>					8h	X		9h	and.	

Select the group

•Edit→Bus Display Format→Unsigned Line Chart

log:	2009/03	/18 00:23:01 #0					-			click	to insert time	bar						
Тур	e Alias	Name	-128	-120	-112	-104	-96	-88	-80	-72	-64	-56	-48	-40	-32	-24	-16	-8 0
•		⊪ - Cont[2225]	[····				····									· · · · · · · · · ·	

•Unzoom

log: 2009/03/18 00:23:01 #0			click to insert time bar																
Туре	Alias	Name	-128	-64	Q	64	. 128	192	256	320	. 384	448	512	576	640	704	768	. 832	. 896
Ð		 Cont[2225]																	

Tools – Mega Wizard

🔇 Quartus II		
File Edit View Project Assignments Processing	Tools Window Help	
Project Navigator Entity Compilation Hierarchy	Run EDA Simulation Tool Image: Comparison of the system of the syste	MegaWizard Plug-In Manager [page 1]
Hierarchy Files Posign Units Tasks Flow: Compilation Task // Compile Design Image: Second	Advisors ▶ Image: Chip Planner (Floorplan and Chip Editor) Image: Chip Planner (Floorplan and Chip Editor) Image: Design Partition Planner Netlist Viewers Image: Netlist Viewers ▶ Image: SignalTap II Logic Analyzer ▶ Image: Content Editor ▶ Image: Content Edit	The MegaWizard Plug-In Manager helps you create or modify design files that contain custom variations of megafunctions. Which action do you want to perform? Create a new custom megafunction variation Copy an existing custom megafunction variation Copy an existing custom megafunction variation Copyright (C) 1991-2009 Altera Corporation Cancel < Back Next> Finish View New Quartus II Information
Starts the MegaWizard Plug-In Manager	Warning λ Critical Warning λ Error λ Supplin:	ressed A Flag /





MegaWizard Plug-In Manager - LPM COUNTER [page 6 of 7] EDA	MegaWizard Plug-In Manager - 1 PM, COLINTER Enage 7 of 71 Summary
LPM_COUNTER	LPM_COUNTER
About Documentation	About Documentation Parameter EDA Summary Settings Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a red checkmark indicates a noptional file. Click files to be state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager creates the selected files in the following directory: C:\Documents and Settings\pedjor\Desktop\Copy of DE2_Default\ File Description If TEST_COUNT.v Variation file If EST_COUNT.v Variation file If EST_COUNT.inc AHDL Include file
Timing and resource estimation Generates a netlist for timing and resource estimation for this megafunction. If you are synthesizing your design with a third-party synthesis tool, using a timing and resource estimation netlist can allow for better design optimization. Not all third-party synthesis tools support this feature - check with the tool vendor for complete support information. Not all third-party synthesis tools support this feature - check with the tool vendor for complete support information. Note: Netlist generation can be a time-intensive process. The size of the design and the speed of your system affect the time it takes for netlist generation to complete. Generate netlist 8 lut Cancel Back Next >	Resource Usage 8 lut

....

Mega Wizard – What you get

File Edit View Project Processing Tools Window	
28 //Subscription Agreement, Altera MegaCore Function License	
29 //Agreement, or other applicable license agreement, including,	
A 30 //without limitation, that your use is for the sole purpose of	
31 //programming logic devices manufactured by Altera and sold by	
32 //Altera or its authorized distributors. Please refer to the	
34	
傳 35	
🚈 36 // synopsys translate off	
-7 37 `timescale 1 ps / 1 ps	
🔸 38 // synopsys translate_on	
39 ■module test (
40 clock,	
41 q);	
43 input clock;	
= 45	
$\frac{10}{46}$ wire [7:0] sub wire0:	
<pre>47 wire [7:0] q = sub wire0[7:0];</pre>	
48	ľ
267 49 lpm_counter lpm_counter_component (ľ
ab/ 50 .clock (clock),	
51 .q (sub_wireO),	
1 52 .aclr (1'b0),	
\rightarrow 53 .aload (1'b0),	
= 51 .aset (1'b0),	
c = 56 .clk en (1'b1).	
= 57 .cnt en (1'b1),	
58 .cout (),	
59 .data ((8(1'b0))),	
60 .eq (),	
61 .sclr (1'b0),	
62 .sload (1'b0),	
63 .sset (1'b0),	
64 .updown (1'b1));	
65 deiparam	
).altera.com/up/pub/Tutorials/DE2/Digital_Logic/tut_lpms_verilog	.pdf

40

Memories

Memories in Verilog

- reg bit; // a single register
- reg [31:0] word; // a 32-bit register
- reg [31:0] array[15:0]; // 16 32-bit regs
- wire [31:0] read_data,write_data; wire [3:0] index;

// combinational (asynch) read
assign read_data = array[index];

// clocked (synchronous) write
always @(posedge clock)
 array[index] <= write_data;</pre>

FIFOs WIDTH WIDTH → dout din 🚽 FIFO — rd wr full 🗲 empty 1<<LOGSIZE → overflow locations resetclk · // a simple synchronous FIFO (first-in first-out) buffer // Parameters: LOGSIZE (parameter) FIFO has 1<<LOGSIZE elements // (parameter) each element has WIDTH bits 11 WIDTH // Donte-

11	Ports:	
11	c1k	(input) all actions triggered on rising edge
11	reset	(input) synchronously empties fifo
11	din	(input, WIDTH bits) data to be stored
11	wr	(input) when asserted, store new data
11	full	(output) asserted when FIFO is full
11	dout	(output, WIDTH bits) data read from FIFO
11	rd	(input) when asserted, removes first element
11	empty	(output) asserted when fifo is empty
11	overflow	(output) asserted when WR but no room, cleared on next RD
mod	<pre>ule fifo #(p</pre>	arameter LOGSIZE = 2, // default size is 4 elements
		WIDTH = 4) // default width is 4 bits
	(ir	nput clk,reset,wr,rd, input [WIDTH-1:0] din,
	OL	<pre>itput full,empty,overflow, output [WIDTH-1:0] dout);</pre>

And finally... Microprocessors



Lots of tools and tutorials... e.g. NIOS IDE (Integrated Development Environment) DE2 demonstrations

Tools – SOPC builder

http://www.altera.com/education/demonstrations/sopc-builder/sopc-builder-demo.html

ftp://ftp.altera.com/up/pub/Tutorials/DE2/Computer_Organization/tut_sopc_introduction_verilog.pdf

The SOPC Builder is a tool used in conjuction with the Quartus II CAD software. It allows the user to easily create a system based on the Nios II processor, by simply selecting the desired functional units and specifying their parameters.

There are other choices of µ-processors to implements. E.g.: mi Operating systems can be used. E.g. µ-Clinux™

The lab exercise

cronograph



* * * * * * * * *

* * * * * * * *

SiPMs ...

SiPM – Silicon PhotoMultiplier



Foto-Diodo de avalanche em modo Geiger com resistência Quenching Resitor



SiPM pixel



SiPMs – CMOS binário 1 célula tem sempre o mesmo sinal Saída: Soma de várias células Sinais "digitalizados" Ideiais para "Single Photon Counting" Eficientes Podem ser expostos a luz Tensões baixas (<100v)

Problemas: Dependência com a temperatura; Dependência com a tensão Ruído Crosstalk

No LIP...

Caracterização dos SiPM Sistema controlo temperatura (~ -20°C) Sistema leitura 64 canais



Substituir uma câmara de Auger:

Auger: 800 mm x 800 mm = $6.4 \times 10^5 \text{ mm}^2$ 1 SiPM: 3 mm x 3 mm = 9 mm² N^o canais da ordem de 7 x 10⁴ **Ganhos:** Resolução

Eficiência do detector

Photon counting



O ASIC de front-end



Baseline Option ASIC MAROC3



64 pré-amplificadores Ganho programável por canal 64 sinais digitais de saída ADC 12 bits



ERC - Elementary Readout Cell



Aquisição de Dados em pirâmide...



Focal Plane Frontend Electronics

L2/L3 boards

Solução Comercial:

Placas MicroTCA (industria Telecomunicações) Vários links opticos por placa Podem ser instalados numa crate com bus FPGAs Rápidas Reprogramáveis



PC Optical Link Board



As Placas podem ser programadas como placas de trigger de nível L2 ou L3

2 x 1 GB SDRAM

Hardware



PCLD

3-4 semanas aulas14 semanas laboratório



 $\mathbf{P}\mathbf{c}$

>1

SUNAUT

- 4 exercícios:
- •"Olá Mundo"
- •"Breitling"
- •Mira Técnica
- •Jogo

1 Trabalho final "negociado" Caderno de encargos define requisitos

OL Añ UndO<mark>-</mark>

SiPM Multi-Pixel Arrays



Zecotek Photonics, MAPD3-N device Gain: 7x10⁴ – 1x10⁵ (11-15 fC for 1 p.e.) Dark current: 1-3 MHz per 3x3 mm² pixel Temperature sensitivity (dM/dV) ~5%/^oC Crosstalk: 5-15% Bias supply: 90 V, common cathode



ERC - Elementary Readout Cell



64 SiPM (8x8 configuration) array

64 input channel ASIC with 64 discriminators

Charge output available as option

Local clock at 40/80 MHz

Total bandwidth between ASIC and ERC FPGA: 2.56 Gbps at 40 MHz or 6.4 Gbps at 100 MHz

ERC FPGA performs zero suppression and local threshold

Output serial links (LVDS, min 100 MHz)

Typical payload: 64 bits + 40 bit Timestamp (clock counter) + overhead + trailer ~ 110-120b

2x100 Mbps LVDS link compatible with ~2 MHz event rate / 64 channels)

Main options

Signals Digitized and time-tagged "as soon as possible". Data forward @ max bandwith using off-the-shelf links and boards.

A clock is distributed only to front-end boards, for time marker assignment
Each trigger primitive has a time marker assigned by the front-end board
All trigger primitives from front-end boards sent asynchronously to trigger boards via data links running at their own clocks, for maximum bandwidth
In an asynchronous system, each trigger level works at its own clock frequency
No timing procedures are required

From Industry: Fast Data transfer standards. E.g.

•xTCA from Telecom Industry

Inherent asynchronous (network switching)

•Data and slow-control data streams can be send over the same data lines, reducing the number of cables required