

# Welcome



IDPASC school on  
Digital Counting  
Photosensors for  
Extreme Low  
Light Levels




Lisboa, 16-20 April 2012

# Introduction to FPGAs and Verilog


Pedro Assis


# FPGAs in DAQ

# DAQ – Data Acquisition



# DAQ





# Where are FPGAs



Where you need to take care of a lot of data very fast.  
Where you need reprogrammable logic

One of the standard places is the  
Trigger system!

Lots of data;  
Very fast decision  
-to reduce data  
to be manageable

# FPGA




Please don't be afraid...



# Digital Logic

# Programming

Babbage difference engine



# How does it work?



# Digital Logic

# Programming

Everything works based on magic or gnomes

## Programming microprocessors (assembly, c++, etc.)

Give the “gnome” a list (consecutive) of operations to perform

1 Machine executes several tasks consecutively



## Programming Digital Logic (FPGAs+HDL)

Give the gnome a list of objects/ machines to build

Many Machines execute several tasks in parallel



In High level languages sometimes they get confused

2+2?  
Result x 2?



A=2+2  
Cout << A  
A=A\*2  
Cout << A

A=4  
4!  
A=8  
8!

time  
↓

A=2+2  
Output A  
A=A\*2  
Output A

**Adder:** A=4  
“at the same time”  
**Multiplier:** A=A\*2  
Output ?? (glitches?)


FPGA is not a computer, although you  
can implement one inside

FPGA is not a toy, although you can  
implement one inside

# FPGA




Field Programmable Gate Array:  
Set of “chips” in a “bread board”  
Programmming:  
Chip functions  
Connections between chips




# Logic elements – “the Chips”

Figure 2–2. Cyclone II LE



# 74LS.... vs FPGAs


## Functional Specifications



A	B
0	0
0	0

so 2<sup>3</sup>so 2<sup>3</sup>

HDL  
code




AB			
00	01	11	10
0	0	0	1
0	1	1	1

$$Y = A \cdot C + B \cdot C + A \cdot B$$




AB	
11	10
0	1

$$Z = \bar{B} \cdot \bar{D} + \bar{B} \cdot C + \bar{A} \cdot C$$



We're done!

# Software - Schematic



Input

Logic

Output

Schematic  
programming

## Verilog Programming

The screenshot shows the Quartus II software interface with a project titled "DE2\_Default". The "Reset\_Delay.v" file is open in the editor. The code defines a module "Reset Delay" with an input "iCLK" and an output "oRESET". It contains a register "Cont" and logic to increment "Cont" on each rising edge of "iCLK" and generate "oRESET" based on the value of "Cont". A red box highlights the logic section from line 10 to line 15.

```
1 module Reset Delay(iCLK,oRESET);
2   input iCLK;
3   output reg oRESET;
4   reg [19:0] Cont;
5
6   always@ (posedge iCLK)
7   begin
8     if(Cont != 20'hFFFFF)
9     begin
10       Cont <= Cont+1;
11       oRESET <= 1'b0;
12     end
13     else
14       oRESET <= 1'b1;
15   end
16
17 endmodule
```

Input

Output

Logic

# Implementing a Multiplexer

```
module mux(f, a, b, sel);
output f;
input a, b, sel;

and g1(f1, a, nsel),
      g2(f2, b, sel);
or  g3(f, f1, f2);
not g4(nsel, sel);



endmodule
```

```
module mux(f, a, b, sel);
output f;
input a, b, sel;

reg f;

always @ (a or b or sel)
  if (sel) f = a;
  else f = b;

endmodule
```



```
module mux(f, a, b, sel);
output f;
input a, b, sel;

assign f = sel ? a : b;

endmodule
```

# Verilog syntax basics

It follows C like syntax: don't get confused it is NOT C!

```
input in;  
output out;  
wire a;  
reg b;  
reg [7:0] c;
```

```
always @ (*)  
begin  
    a=in;  
end
```

```
assign a=7'hFF;  
assign a=15;
```

```
always @ (posedge clk)  
begin  
    c<=c+1;  
end
```

# Verilog syntax basics

It follows C like syntax: don't get confused it is NOT C!

## Modules Definition

```
module cont(clk, c);
    input clk;
    output c;

    reg [7:0] c;
    always@ (posedge clk)
    begin
        c<=c+1;
    end
endmodule
```

```
module cont(input clk, output reg [7:0] c);
    always@ (posedge clk)
    begin
        c<=c+1;
    end
endmodule
```

## Modules instantiation

```
cont c1(clk_50, LEDR[7:0]);
```

# Verilog syntax basics

It follows C like syntax: don't get confused it is NOT C!

```
if (a==1)  
begin  
...  
end  
else  
begin  
...  
end
```

Bitwise operators:

$\sim a$	NOT
$a \& b$	AND
$a   b$	OR
$a ^ b$	XOR

reduction operators:

$\&a$	AND
$\sim \&a$	NAND
$ a$	OR
$\sim  a$	NOR
$^a$	XOR

Logical operators:

$!a$	NOT
$a \&& b$	AND
$a    b$	OR
$a == b$	EQUAL
$a != b$	NOT EQUAL

operators:

$a ? b : c$	if <b>a</b> then <b>b</b> else <b>c</b>
$a > b$	greater than
$a >= b$	greater than or equal
$a < b$	less than
$a <= b$	less than or equal

# Other operators

## Conditional

a ? b : c	If a then b else c
-----------	--------------------

## Relational

a > b	greater than
a >= b	greater than or equal
a < b	Less than
a <= b	Less than or equal

## Arithmetic


-a	negate
a + b	add
a - b	subtract
a * b	multiply
a / b	divide
a % b	modulus
a ** b	exponentiate
a << b	logical left shift
a >> b	logical right shift
a <<< b	arithmetic left shift
a >>> b	arithmetic right shift

# Hardware: buy and hack it


# Hardware



# Hardware







# 30 seconds to light a LED

File→Open Project→DE2\_top

```
// V1.2 :| Johnny Chen :| 05/11/16 :| Fixed ISP1362 INT/
module DE2_TOP
    // Clock Input
    input CLOCK_27; // 27 MHz
    input CLOCK_50; // 50 MHz
    input EXT_CLOCK; // External Clock
    // Push Button
    input [3:0] KEY; // Pushbutton[3:0]
    // DPDT Switch
    input [17:0] SW; // Toggle Switch[17:0]
    // 7-SEG Dispaly
    output [6:0] HEX0; // Seven Segment Digit 0
    output [6:0] HEX1; // Seven Segment Digit 1
    output [6:0] HEX2; // Seven Segment Digit 2
    output [6:0] HEX3; // Seven Segment Digit 3
    output [6:0] HEX4; // Seven Segment Digit 4
    output [6:0] HEX5; // Seven Segment Digit 5
    output [6:0] HEX6; // Seven Segment Digit 6
    output [6:0] HEX7; // Seven Segment Digit 7
    // LED
    output [8:0] LEDG; // LED Green[8:0]
    output [17:0] LEDR; // LED Red[17:0]
    // UART
    output UART_TXD; // UART Transmitter
    input  UART_RXD; // UART Receiver
    // IRDA
    output IRDA_TXD; // IRDA Transmitter
    input  IRDA_RXD; // IRDA Receiver
    // SDRAM Interface
    inout [15:0] DRAM_DQ; // SDRAM Data bus 16 Bits
    output [11:0] DRAM_ADDR; // SDRAM Address bus 12 Bits
endmodule
```

```
// Turn on all display
assign HEX0 = 7'h00;
assign HEX1 = 7'h00;
assign HEX2 = 7'h00;
assign HEX3 = 7'h00;
assign HEX4 = 7'h00;
assign HEX5 = 7'h00;
assign HEX6 = 7'h00;
assign HEX7 = 7'h00;
assign LEDG = 9'h1FF;
assign LEDR = 18'h3FFFF;
assign LCD_ON = 1'b1;
assign LCD_BLON = 1'b1;


// All inout port turn to tri-state
assign DRAM_DQ = 16'hzzzz;
assign FL_DQ = 8'hzz;
assign SRAM_DQ = 16'hzzzz;
assign OTG_DATA = 16'hzzzz;
assign LCD_DATA = 8'hzz;
assign SD_DAT = 1'bzz;
assign I2C_SDAT = 1'bzz;
assign ENET_DATA = 16'hzzzz;
assign AUD_ACLRCK = 1'bzz;
assign AUD_DACLRCK = 1'bzz;
assign AUD_BCLK = 1'bzz;
assign GPIO_0 = 36'hzzzzzzzz;
assign GPIO_1 = 36'hzzzzzzzz;
```

# Build your own computer...

# Connecting modules to build complex machines

- Modularity is essential to the success of large designs
- A Verilog module may contain submodules that are “wired together”
- High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (`<<` and `>>`), etc.)

## Example: A 32-bit ALU



## Function Table

F2	F1	F0	Function
0	0	0	A + B
0	0	1	A + 1
0	1	0	A - B
0	1	1	A - 1
1	0	X	A * B

# Modules

## 2-to-1 MUX

```
module mux32two(i0,i1,sel,out);
  input [31:0] i0,i1;
  input sel;
  output [31:0] out;

  assign out = sel ? i1 : i0;

endmodule
```

## 3-to-1 MUX

```
module mux32three(i0,i1,i2,sel,out);
  input [31:0] i0,i1,i2;
  input [1:0] sel;
  output [31:0] out;
  reg [31:0] out;

  always @ (i0 or i1 or i2 or sel)
    begin
      case (sel)
        2'b00: out = i0;
        2'b01: out = i1;
        2'b10: out = i2;
        default: out = 32'bx;
      endcase
    end
  endmodule
```

## 32-bit Adder

```
module add32(i0,i1,sum);
  input [31:0] i0,i1;
  output [31:0] sum;

  assign sum = i0 + i1;

endmodule
```

## 32-bit Subtractor

```
module sub32(i0,i1,diff);
  input [31:0] i0,i1;
  output [31:0] diff;

  assign diff = i0 - i1;

endmodule
```

## 16-bit Multiplier

```
module mul16(i0,i1,prod);
  input [15:0] i0,i1;
  output [31:0] prod;

  // this is a magnitude multiplier
  // signed arithmetic later
  assign prod = i0 * i1;

endmodule
```


# Top-Level: connect the modules

## Given submodules:

```
module mux32two(10,11,sel,out);  
module mux32three(10,11,12,sel,out);  
module add32(10,11,sum);  
module sub32(10,11,diff);  
module mul16(10,11,prod);
```

## Declaration of the ALU Module:

```
module alu(a, b, f, r);  
    input [31:0] a, b;  
    input [2:0] f;  
    output [31:0] r;  
  
    wire [31:0] addmux_out, submux_out;  
    wire [31:0] add_out, sub_out, mul_out;  
  
    mux32two adder_mux(b, 32'd1, f[0], addmux_out);  
    mux32two sub_mux(b, 32'd1, f[0], submux_out);  
    add32 our_adder(a, addmux_out, add_out);  
    sub32 our_subtracter(a, submux_out, sub_out);  
    mul16 our_multiplier(a[15:0], b[15:0], mul_out);  
    mux32three output_mux(add_out, sub_out, mul_out, f[2:1], r);  
  
endmodule
```



intermediate output nodes ●

endmodule


module  
names

(unique)  
instance  
names

corresponding  
wires/regs in  
module alu

# Example: A simple counter


Do you know a simple way to count 10 ns pulses? Lots of them?



```
// 4-bit counter with enable and synchronous clear
module counter(input clk,enb,clr,
                output reg [3:0] count);
    always @(posedge clk) begin
        count <= clr ? 4'b0 : (enb ? count+1 : count);
    end
endmodule
```

# Tools - Simulation

## Quartus II





Define the signals :  
Inputs – stimulus  
Outputs - results

Define the stimulus to the system


Run the simulation and you get the result

# Tools – Measurement instruments

## Waveforms




## Logic Levels




# Tools – Internal Logic Analyser

## Signal-TAP embedded Logic Analyser

### Quartus II Handbook Version 9.0 Volume 3: Verification 14. Design Debugging Using the SignalTap II Embedded Logic Analyzer



# Tools – Internal Logic Analyser



CONTROL


Clock definition

Trigger definition

The signal you want to "see"

# Tools – Internal Logic Analyser


The logic analyser will collect data from the registers and output it through the JTAG programming interface




## Tools – Signal probe

Internal signals can be extracted to output pins and connected to an external logic analyser. Signals can be exchanged easily...


# data!!




- Select the four signals;
- Edit → group



- Select the group
- Edit → Bus Display Format → Unsigned Line Chart



- Unzoom



# Tools – Mega Wizard

Quartus II

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Entity Logic Cells Dedicated

Hierarchy Files Design Units

Tasks Flow: Compilation

Task  Compile Design

+ Analysis & Synthesis

+ Filter (Place & Route)

+ Assembler (Generate programming file)

+ Classic Timing Analysis

+ EDA Netlist Writer

Program Device (Open Programmer)

Type Message

System Processing Extra Info Info Warning Critical Warning Error Suppressed Flag

Message: Location: Locate

Run EDA Simulation Tool

Run EDA Timing Analysis Tool

Launch EDA Simulation Library Compiler

Launch Design Space Explorer

TimeQuest Timing Analyzer

Advisors

Chip Planner (Floorplan and Chip Editor)

Design Partition Planner

Netlist Viewers

SignalTap II Logic Analyzer

In-System Memory Content Editor

Logic Analyzer Interface Editor

In-System Sources and Probes Editor

SignalProbe Pins...

Programmer

MegaWizard Plug-In Manager...

SOPC Builder

Tcl Scripts...

Customize...

Options...

License Setup...

**MegaWizard Plug-In Manager [page 1]**

The MegaWizard Plug-In Manager helps you create or modify design files that contain custom variations of megafunctions.

Which action do you want to perform?

Create a new custom megafunction variation

Edit an existing custom megafunction variation

Copy an existing custom megafunction variation


Copyright (C) 1991-2009 Altera Corporation






Cancel < Back Next > Finish



View New Quartus II Information

Documentation


Starts the MegaWizard Plug-In Manager







# Mega Wizard – What you get



The screenshot shows the Quartus II software interface with a project named "test". The main window displays a Verilog code for a counter component. The code includes a license notice, synthesis directives, and a module definition for a LPM counter.

```
abc Quartus II - [test]
File Edit View Project Processing Tools Window

28 //Subscription Agreement, Altera MegaCore Function License
29 //Agreement, or other applicable license agreement, including,
30 //without limitation, that your use is for the sole purpose of
31 //programming logic devices manufactured by Altera and sold by
32 //Altera or its authorized distributors. Please refer to the
33 //applicable agreement for further details.
34
35
36 // synopsys translate_off
37 `timescale 1 ps / 1 ps
38 // synopsys translate_on
39 module test (
40     clock,
41     q);
42
43     input      clock;
44     output [7:0] q;
45
46     wire [7:0] sub_wire0;
47     wire [7:0] q = sub_wire0[7:0];
48
49     lpm_counter lpm_counter_component (
50         .clock (clock),
51         .q (sub_wire0),
52         .aclr (1'b0),
53         .aload (1'b0),
54         .aset (1'b0),
55         .cin (1'b1),
56         .clk_en (1'b1),
57         .cnt_en (1'b1),
58         .cout (),
59         .data ((8(1'b0))),
60         .eq (),
61         .sclr (1'b0),
62         .sload (1'b0),
63         .sset (1'b0),
64         .updown (1'b1));
65
66     defparam
67         lpm_counter_component.lpm_direction = "UP",
68
69     lpm_counter_component.lpm_width = 8;
```

[ftp://ftp.altera.com/up/pub/Tutorials/DE2/Digital\\_Logic/tut\\_lpm\\_verilog.pdf](ftp://ftp.altera.com/up/pub/Tutorials/DE2/Digital_Logic/tut_lpm_verilog.pdf)

## And finally... Microprocessors



Lots of tools and tutorials...

e.g. NIOS IDE (Integrated Development Environment)  
DE2 demonstrations

### Tools – SOPC builder

<http://www.altera.com/education/demonstrations/sopc-builder/sopc-builder-demo.html>

[ftp://ftp.altera.com/up/pub/Tutorials/DE2/Computer\\_Organization/tut\\_sopc\\_introduction\\_verilog.pdf](ftp://ftp.altera.com/up/pub/Tutorials/DE2/Computer_Organization/tut_sopc_introduction_verilog.pdf)

The SOPC Builder is a tool used in conjunction with the Quartus II CAD software. It allows the user to easily create a system based on the Nios II processor, by simply selecting the desired functional units and specifying their parameters.

There are other choices of µ-processors to implements. E.g.: micro  
Operating systems can be used. E.g. µ-Clinux™



# The lab exercise

## cronograph

Quartus II - D:/save/Ambiente de trabalho/PLCD - Projeto e Controlo em Lógica Digital/Lab1\_F-CRLab06/DE2\_TOP - DE2\_TOP.v

File Edit View Project Assignments Processing Tools Window Help

Project Navigator -

Entry	Logic Cells	Dedicated Logic Reg
Cyclone II EP2C35F672C6	134 (134)	102 (102)



Hierarchy Files Design Units

Tasks Flow Compilation



Task	Time
Compile Design	00:00:38
Analysis & Synthesis	00:00:10
Filter (Place & Route)	00:00:21
Assembler (Generate programming files)	00:00:04
Classic Timing Analysis	00:00:03
EDA Netlist Writer	
Program Device (Open Programmed)	

Compilation Report - Flow Summary | DE2\_TOP.v

```
385     else
386         HEXy00=7'b1000000;
387
388         Cont <= Cont+1;
389         if (Cont>24998)
390             begin
391                 Cont [14:0] = 0;
392                 millis = !millis;
393             end
394         end
395     end
396
397     assign LEDR[14:0]=Cont[14:0];
398     assign LEDG[0]=millis;
399
400 //----- milli -----
401
402     always0 (posedge millis or negedge KEY[3])
403     begin
404         if (KEY[3]==0)
405             begin
406                 Cont_milli<=1;
407                 HEXy0=7'b1000000;
408             end
409         else
410             begin
411                 Cont_milli <= Cont_milli+1;
412                 case (Cont_milli)
413                     4'b0000 : begin HEXy0 = 7'b1000000;end
414                     4'b0001 : HEXy0 = 7'b0000000;end
415                     4'b0010 : HEXy0 = 7'b0000001;end
416             end
417     end
418 
```



Thank you!





# SiPMs ...

# SiPM – Silicon PhotoMultiplier



Foto-Diodo de avalanche  
em modo Geiger com  
resistência Quenching Resistor



SiPM pixel



SiPM Matrix

SiPMs – CMOS binário  
1 célula tem sempre o mesmo sinal  
Saída: Soma de várias células  
Sinais “digitalizados”  
Ideais para “Single Photon Counting”  
Eficientes  
Podem ser expostos a luz  
Tensões baixas (<100v)

Problemas:


Dependência com a temperatura;  
Dependência com a tensão  
Ruído  
Crosstalk

# No LIP...

Caracterização dos SiPM

Sistema controlo temperatura ( $\sim -20^{\circ}\text{C}$ )

Sistema leitura 64 canais



## Substituir uma câmara de Auger:

Auger:  $800 \text{ mm} \times 800 \text{ mm} = 6.4 \times 10^5 \text{ mm}^2$

1 SiPM:  $3 \text{ mm} \times 3 \text{ mm} = 9 \text{ mm}^2$





Nº canais da ordem de  $7 \times 10^4$

**Ganhos:**

Resolução

Eficiência do detector

# Photon counting




Threshold simples: Digital

Vários Thresholds: Aumentar gama dinâmica


Pode ser implementado num ASIC: Muitos Canais

# O ASIC de front-end




Baseline Option  
ASIC MAROC3

Omega




64 pré-amplificadores  
Ganho programável por canal  
64 sinais digitais de saída  
ADC 12 bits

# ERC - Elementary Readout Cell



# Aquisição de Dados em pirâmide...



# L2/L3 boards

## Solução Comercial:

Placas MicroTCA (industria Telecomunicações)

Vários links ópticos por placa

Podem ser instalados numa crate com bus

FPGAs Rápidas

Reprogramáveis

## Scalable solution



## PC Optical Link Board



Backplane

Optical Links

**Altera® Stratix® IV GX FPGA**  
**16 x 6.25 GHz SerDes transceivers**  
**Optical Links (3.125 Gbps) or SFP+ (6.25 Gbps)**  
**2 x 1 GB SDRAM**

As Placas podem ser  
programadas como placas de  
trigger de nível L2 ou L3

# Hardware

<http://www.altera.com>

<http://www.terasic.com.tw/en/>

Development boards from ~\$100





3-4 semanas aulas  
14 semanas laboratório




4 exercícios:  
•“Olá Mundo”  
•“Breitling”  
•Mira Técnica  
•Jogo

1 Trabalho final “negociado”  
Caderno de encargos define requisitos

Olá Mundo



# SiPM Multi-Pixel Arrays



Zecotek Photonics, MAPD3-N device



Gain:  $7 \times 10^4 - 1 \times 10^5$  (11-15 fC for 1 p.e.)

Dark current: 1-3 MHz per  $3 \times 3 \text{ mm}^2$  pixel

Temperature sensitivity ( $dM/dV$ )  $\sim 5\%/\text{°C}$

Crosstalk: 5-15%


Bias supply: 90 V, common cathode



Anfimov *et al.*, NIM A *in press* 2010

# ERC - Elementary Readout Cell

Synchronous



Asynchronous

64 SiPM (8x8 configuration) array

64 input channel ASIC with 64 discriminators

Charge output available as option

Local clock at 40/80 MHz

Total bandwidth between ASIC and ERC FPGA: 2.56 Gbps at 40 MHz or 6.4 Gbps at 100 MHz

ERC FPGA performs zero suppression and local threshold

Output serial links (LVDS, min 100 MHz)

Typical payload: 64 bits + 40 bit Timestamp (clock counter) + overhead + trailer ~ 110-120b

2x100 Mbps LVDS link compatible with ~2 MHz event rate / 64 channels)

# Main options

**Signals Digitized and time-tagged “as soon as possible”.**

**Data forward @ max bandwidth using off-the-shelf links and boards.**

- A clock is distributed only to front-end boards, for time marker assignment
- Each trigger primitive has a time marker assigned by the front-end board
- All trigger primitives from front-end boards sent asynchronously to trigger boards via data links running at their own clocks, for maximum bandwidth
- In an asynchronous system, each trigger level works at its own clock frequency
- No timing procedures are required

From Industry: Fast Data transfer standards. E.g.

- xTCA from Telecom Industry
- Inherent asynchronous (network switching)
- Data and slow-control data streams can be send over the same data lines, reducing the number of cables required

**Bonus: DAQ architecture can re-use standard MA-PMTs**